# Advance Information

# 16M CMOS Dynamic RAM Family Fast Page Mode 4M x 4

The family of 16M dynamic RAMs is fabricated using  $0.5\mu$  CMOS high–speed dynamic random access memories. They are organized as 4,194,304 four–bit words and fabricated using a double–layer metal process combined with twin–well CMOS technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM317400C requires only 11 address lines (2K refresh).

These devices are packaged in a standard 300 mil wide J-lead small outline package (SOJ) and a 300 mil wide thin-scale-outline package (TSOP).

- Three-State Data Outputs
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 2048 Cycle Refresh: MCM317400C = 32 ms
- Fast Access Time (tRAC):

MCM317400C-60 = 60 ns (Max) MCM317400C-70 = 70 ns (Max)

MCM31/400C-70 = 70 ns (Max)

Low Active Power Dissipation:

MCM317400C-60 = 660 mW (Max)MCM317400C-70 = 580 mW (Max)


· Low Standby Power Dissipation:


16M DRAM = 11 mW (Max, TTL Levels) 16M DRAM = 5.5 mW (Max, CMOS Levels)

PIN NAMES					
A0 − A11	RAS       Row Address Strobe         CAS       Column Address Strobe         VCC       Power Supply (+ 5 V)         VSS       Ground				

# 4M x 4


MCM317400C Fast Page Mode 2048 Cycle Refresh





This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	٧
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	- 1 to + 7	٧
Data Output Current	lout	50	mA
Power Dissipation	PD	1000	mW
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high—impedance circuits.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> =  $5.0 \text{ V} \pm 10\%$ , T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

# RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	1
Logic High Voltage, All Inputs	VIH	2.4		5.5	٧
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	V

# DC CHARACTERISTICS AND SUPPLY CURRENTS (See notes 1 and 2)

Characteristic		Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current (Operating)	MCM317400C-60, t <sub>RC</sub> = 110 ns MCM317400C-70, t <sub>RC</sub> = 130 ns	ICC1	_	120 105	mA	3, 4
VCC Power Supply Current (Standby) (RAS = CAS	S = V <sub>IH</sub> ) Output Open	ICC2	_	2	mA	
V <sub>CC</sub> Power Supply Current During RAS-Only Refresh Cycles (CAS = V <sub>IH</sub> ) Output Open	MCM317400C-60, t <sub>RC</sub> = 110 ns MCM317400C-70, t <sub>RC</sub> = 130 ns	ICC3	_ _	120 105	mA	3
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle (RAS = V <sub>IL</sub> ) (CAS cycling)s Output Open	MCM317400C-60, $t_{PC}$ = 40 ns MCM317400C-70, $t_{PC}$ = 45 ns	ICC4	_	70 60	mA	3, 4
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS	$\bar{S} = V_{CC} - 0.2 \text{ V}$	I <sub>CC5</sub>		0.5	mA	
V <sub>CC</sub> Power Supply Current During or CAS Before RAS Refresh Cycle, Output Open	MCM317400C-60, t <sub>RC</sub> = 110 ns MCM317400C-70, t <sub>RC</sub> = 130 ns	lCC6	_	120 105	mA	3
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ 6.0 V, Other Input	out Pins = 0 V)	likg(l)	-10	10	μΑ	
Output Leakage Current (0 V ≤ V <sub>out</sub> ≤ 5.5 V, Q Floating)			-10	10	μА	
Output High Voltage (IOH = - 5 mA)			2.4	Vcc	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	<del>-</del>	VOL	0	0.4	V	

#### NOTES

- 1. All voltage values are with respect to  $V_{SS}$ .
- 2. Current flowing into an IC is positive, out is negative.
- 3. ICC1 (AV), ICC3 (AV), ICC4 (AV), and ICC6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
- 4. ICC1 (AV) and ICC4 (AV) are dependent on output loading. Specified values are obtained with the output open.

# **CAPACITANCE** (T<sub>A</sub> = 0 to 70°C, $V_{CC}$ = 5 V ± 10%, $V_{SS}$ = 0 V, Unless otherwise noted)

Characteristic	Symbol	Max	Unit	
Input Capacitance	A0 - A11,	Cin	5	pF
	G, RAS, CAS, W		7	
I/O Capacitance	DQ0 - DQ3	CI/O	8	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

# 16M FAMILY AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ TA} = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

#### ALL DEVICES: READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symt	Symbol		400C-60	MCM317	400C-70		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>t</sup> RELREL	†RC	110	-	130	_	ns	
Read-Write Cycle Time	†RELREL	tRWC	155		180		ns	21
Access Time from RAS	<sup>t</sup> RELQV	†RAC		60		70	ns	6, 8
Access Time from CAS	<sup>‡</sup> CELQV	<sup>t</sup> CAC	_	15	_	20	ns	6, 7
Access Time from Column Address	tAVQV	tAA		30	_	35	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	_	35		40	ns	6, 10
CAS to Output in Low-Z	<sup>†</sup> CELQX	<sup>†</sup> CLZ	5	_	5	_	ns	6
Output Buffer and Turn-Off Delay	<sup>t</sup> CEHQZ	<sup>t</sup> OFF	0	15	0	15	ns	11
Transition Time (Rise and Fall)	tτ	tΤ	1	50	1	50	ns	19
RAS Precharge Time	<sup>t</sup> REHREL	tRP	40		50	_	ns	
RAS Pulse Width	<sup>t</sup> RELREH	†RAS	60	10 k	70	10 k	ns	l
RAS Hold Time	†CELREH	tRSH	15	-	20	_	ns	
CAS Hold Time	†RELCEH	<sup>t</sup> CSH	60		70		ns	

#### NOTES:

- All voltage values are referenced to V<sub>SS</sub>.
- Current flowing into an IC is positive, out is negative.
- 3. ICC1 (AV), ICC3 (AV), ICC4 (AV), and ICC6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
- 4. ICC1 (AV) and ICC4 (AV) are dependent on output loading. Specified values are obtained with the output open.
- An initial pause of 500 μ is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-only refresh).
- 6. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{ASC} \ge t_{ASC}$  (max).
- 8. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{ASC} \le t_{ASC}$  (max).
- 10. Assumes that  $t_{CP} \le t_{CP}$  (max) and  $t_{ASC} \ge t_{ASC}$  (max).
- 11. t<sub>OFF</sub> (max) and t<sub>GZ</sub> (max) defines the time at which the output achieves the high impedance state (l<sub>out</sub> ≤ 10 μA) and is not referenced to V<sub>OH</sub> (min) or V<sub>OL</sub> (max).
- 12. The timing requirements are assumed  $t_T = 5.0$  ns.
- 13.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- 14. t<sub>RCD</sub> (max) is specified as a reference point only. If t<sub>RCD</sub> is less than t<sub>RCD</sub> (max), access time is t<sub>RAC</sub>. If t<sub>RCD</sub> > t<sub>RCD</sub> (max), access time is controlled by t<sub>CAC</sub> or t<sub>AA</sub>. t<sub>RCD</sub> (min) is specified as t<sub>RCD</sub> (min) = t<sub>RAH</sub> (min) + 2t<sub>H</sub> + t<sub>ASC</sub> (min).
- 15. t<sub>RAD</sub> (max) is specified as a reference point only. If t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max) and t<sub>ASC</sub> ≤ t<sub>ASC</sub> (max), access time is controlled exclusively by t<sub>AA</sub>.
- 16. tASC (max) is specified as a reference point only. If t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max) and t<sub>ASC</sub> ≥ t<sub>ASC</sub> (max), access time is controlled exclusively by t<sub>CAC</sub>
- 17. Either tDZC or tDZO must be satisfied.
- 18. Either tCDD or tODD must be satisfied.
- t<sub>T</sub> is measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
- 20. Either tRCH or tRRH must be satisfied for a read cycle.
- 21. tRWC is specified as tRWC (min) = tRAC (max) + tODD (min) + tRWL (min) + tRP (min) + 5tT.
- 22. tWCS, tCWD, tRWD, tAWD and tCPWD are specified as reference points only if tWCS ≥ tWCS (min), the cycle is an early write cycle and the DQ pins remain high impedance throughout the entire cycle. If tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (for fast page mode cycle only), the cycle is a read–modify–write cycle and the DQ pins will contain the data read from the selected address. If neither of these conditions are met; delayed write or at access time and until CAS or OE goes back to VIH, DQ is indeterminate.
- 23. All previously specified timing requirements and switching characteristic are applicable to their respective fast page mode cycle.
- 24. t<sub>RAS</sub> (min) is specified as two cycles of <del>CAS</del> input are performed.
- 25. tCP (max) is specified as a reference point only.
- 26. Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

# ALL DEVICES, READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symi	ool	MCM317	400C-60	MCM317	400C-70		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
CAS Precharge to RAS Hold Time	<sup>‡</sup> CEHREH	<sup>t</sup> RHCP	35	_	40	_	ns	
CAS Pulse Width	†CELCEH	tCAS	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	45	20	50	ns	14
RAS to Column Address Delay Time	tRELAV	tRAD	15	30	15	35	ns	15
CAS to RAS Precharge Time	†CEHREL	<sup>t</sup> CRP	10	<u> </u>	10	_	ns	
CAS Precharge Time	†CEHCEL	tCP	10	15	10	15	ns	25
Row Address Setup Time	tAVREL	tASR	0	_	0	_	ns	
Row Address Hold Time	tRELAX	tRAH	10		10	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	10	0	10	ns	16
Column Address Hold Time	tCELAX	tCAH	15	_	15	_	ns	
Column Address to RAS Lead Time	tAVREH	<sup>t</sup> RAL	30		35	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0	_	0	_	ns	20
Read Command Hold Time Referenced to RAS	t <sub>REHWX</sub>	tRRH	10	_	10	_	ns	20
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	tWCH	10	_	10		ns	
Write Command Pulse Width	twLwH	twp	10	_	10	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	15	_	20		ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	15	_	20		ns	
Data In Setup Time	†DVCEL	tDS	0	_	0	_	ns	_
Data In Hold Time	†CELDX	<sup>t</sup> DH	10	_	15		ns	_
Write Command Setup Time	tWLCEL	twcs	0	_	0		ns	22
CAS to Write Delay	tCELWL	tCWD	40		45		ns	22
RAS to Write Delay	<sup>†</sup> RELWL	tRWD	85	_	95	_	ns	22
Column Address to Write Delay	†AVWL	tAWD	55	_	60	_	ns	22
Refresh Period	tRVRV	tRFSH	_	32	_	32	ms	
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	<u> </u>	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	10	l –	15		ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	0	1 -	0	_	ns	
Delay Time, Data to CAS Low		tDZC	0	_	0	_	ns	17
Delay Time, Data to G Low		tDZO	0	<u> </u>	0		ns	17
Delay Time, G High to Data		tCDD	15	_	15	_	ns	18
Delay Time, G High to Data		tODD	15	<u> </u>	15		ns	18

**MOTOROLA DRAM** MCM317400C 5

# **DEVICE-SPECIFIC AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

#### 4M x 4 CONFIGURATION-SPECIFIC READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	Symbol		MCM317400C-60		400C-70		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
RAS Hold Time Referenced to G	<sup>t</sup> GLREH	tROH	15	_	20	_	ns	
G Access Time	†GLQV	<sup>t</sup> GA	_	15	_	20	ns	5
G to Data Delay	†GLHDX	tGD	15	_	15	_	ns	7
Output Buffer Turn-Off Delay Time from G	tGHQZ	tGZ	0	15	0	15	ns	6
G Command Hold Time	†WLGL	tGH	15	_	15		ns	

#### NOTES:

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 500 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IH</sub> (or between V<sub>IH</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements t<sub>T</sub> = 5.0 ns.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- 6. topp (max) and/or toz (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Either t<sub>CDD</sub> or t<sub>ODD</sub> must be satisfied.

#### FAST PAGE MODE READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symbol		MCM317400C-60		MCM317400C-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Fast Page Mode Cycle Time	†CELCEL	tPC	40	_	45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	<sup>t</sup> CEHREH	tRHCP	35		40	_	ns	
Fast Page Mode Read-Write Cycle Time	<sup>†</sup> CELCEL	<sup>t</sup> PRWC	85		95		ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	†RASP	100	125 k	115	125 k	ns	6
CAS Precharge to Write Delay	<sup>t</sup> CEHWL	tCPWD	60	<u> </u>	65		ns	5

#### NOTES:


- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 500 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IL</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- AC measurements t<sub>T</sub> = 5.0 ns.
- 5. tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through—out the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read—write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 6. tpas (min) is specified as two cycles of CAS input are performed.

# **TIMING DIAGRAMS**

# PAGE MODE READ CYCLE




# **EARLY WRITE CYCLE**




MCM317400C


# **G** CONTROLLED LATE WRITE CYCLE




#### **READ - WRITE CYCLE**




# **FAST PAGE MODE READ CYCLE**




#### **FAST PAGE MODE EARLY WRITE CYCLE**



# **FAST PAGE MODE READ - WRITE CYCLE**




# RAS ONLY REFRESH CYCLE (W and G are Don't Care)




\*MCM316xxxB - A0 - A11; MCM317400C - A0 - A10.

# CAS BEFORE RAS REFRESH CYCLE (G, D, and A0 – A10 or A11 are Don't Care)




# **HIDDEN REFRESH CYCLE (READ)**




MOTOROLA DRAM MCM317400C


# **HIDDEN REFRESH CYCLE (EARLY WRITE)**




# **CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



# **RAS ONLY REFRESH CYCLE**





DQ0 – DQ3 
$$^{\rm V}$$
 OH  $^{--}$  HIGH – Z

#### **DEVICE INITIALIZATION**

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds) a wakeup sequence of eight active cycles is necessary to ensure proper operation.

**MCM317400C**: The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 four bit word locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This "gate" feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time (tpah) specification is met (and defines tpcp minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are three other variations in addressing the 16M DRAM Family per device: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

#### READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read-write cycle, and fast page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $(V_{IH})$ ,  $t_{RCS}$  (minimum) before the  $\overline{CAS}$  or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

For **MCM317400C**, both  $\overline{CAS}$  and output enable  $(\overline{G})$  control read access time:  $\overline{CAS}$  must be active before or at  $t_{RCD}$  maximum and  $\overline{G}$  must be active  $t_{RAC}$ — $t_{GA}$  (both minimum) after  $\overline{RAS}$  active transition to guarantee valid data out (Q) at  $t_{RAC}$ . If the  $t_{RCD}$  maximum is exceeded and/or  $\overline{G}$  active transition does not occur in time, read access time is determined by either the  $\overline{CAS}$  or  $\overline{G}$  clock active transition ( $t_{CAC}$  or  $t_{GA}$ ).

#### **WRITE CYCLE**

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read—write. Early and late write modes are discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time translation of  $\overline{CAS}$ , and precharge time translation write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twcs before  $\overline{CAS}$  active transition. Column address setup and hold times (tASC, tCAH) and data in (D) setup and hold times (tDS, tDH) are referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

A late—write cycle (referred to as  $\overline{G}$ —controlled write) occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition, (tRCD+tCWD+tRWL+2tT)  $\leq$  tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D timing parameters are referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition. 4M x 4 outputs are switched off by  $\overline{G}$  inactive transition, which is required to write to the device. Q may be indeterminate (see note 15 of AC Operating Conditions table).  $\overline{RAS}$  and  $\overline{CAS}$  must remain active for tRWL and tCWL, respectively, after  $\overline{W}$  active transition to complete the write cycle.  $\overline{G}$  (4M x 4) devices must remain inactive for tGH after  $\overline{W}$  active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read—write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except W must remain high for tCWD and/or tAWD minimum, to guarantee valid Q before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations on a selected row of the 16M DRAM family. Read access time in page mode (tCAC) is typically half the regular  $\overline{RAS}$  clock access time, tRAC. Page mode operation consists of keeping  $\overline{RAS}$  active while toggling  $\overline{CAS}$  between VIH and VIL. The row is latched by  $\overline{RAS}$  active transition, while each  $\overline{CAS}$  active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read—write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum tcp, while RAS remains low (V<sub>IL</sub>). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc or tpRwc). Either a read, write, or read—write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by transitions to inactive, coincident with or following CAS inactive transition.

### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Refresh time for the MCM317400C is 32 milliseconds.

This is accomplished by cycling through the 2048 row address within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the 16M DRAM device family. Burst refresh, a refresh of all rows consecutively, is performed every 32 milliseconds on the MCM317400C.

A normal read, write, or read—write operation to the RAM will refresh all the bits (2048) associated with the particular row decodes. Three other methods of refresh, RAS—only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

#### RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

#### **CAS** Before **RAS** Refresh

 $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is enabled by bringing  $\overline{\text{CAS}}$  active before  $\overline{\text{RAS}}$ . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{\text{W}}$  must be inactive for time  $t_{\text{WRP}}$  before and time  $t_{\text{WRH}}$  after  $\overline{\text{RAS}}$  active transition to prevent switching the device into a **test mode cycle**.

#### **Hidden Refresh**

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{CAS}$  active at the end of a read or write cycle while  $\overline{RAS}$  cycles inactive for  $t_{RP}$  and back to active starts the hidden refresh. This is essentially the execution of a  $\overline{CAS}$  before  $\overline{RAS}$  refresh from a cycle in progress (see Figure 1).  $\overline{W}$  is subject to the same conditions with respect to  $\overline{RAS}$  active transition (to prevent test mode entry) as in  $\overline{CAS}$  before  $\overline{RAS}$  refresh.

#### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read—write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after the 2048 cycle, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read—write cycle. Repeat this operation 2048 times.
- Read the "1"s that were written in step 2 in normal read mode
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 2048 times.
- Read "0"s which were written in step 4 in normal read mode
- 6. Repeat steps 1 to 5 using complement data.

#### **TEST MODE**

The internal organization of the MCM317400C allows the device to be tested as if it were a 1M x 16 DRAM. In **Test Mode** operation, column addresses A1 and A0 are ignored. A test mode cycle reads and/or writes data to a bit in each of the sixteen 1M blocks in parallel. During a write cycle, data is written using only DQ0, while during a read cycle, if all 16 bits are equal (all 0s or all 1s), DQ3 will indicate a '1'. Otherwise, DQ3

will indicate a '0'. DQ0, DQ1, and DQ2 always indicate a '1' during test mode read cycle. See "Test Mode" block diagram.

W, CAS before RAS timing puts the device in Test Mode, as shown in the test mode timing diagram. A CAS before RAS refresh cycle or a RAS only refresh cycle places the device back in normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses the internal refresh address counter.




Figure 1. Hidden Refresh Cycle

### **TEST MODE SET CYCLE**

# WRITE OR CAS BEFORE FAS REFRESH CYCLE (TEST MODE ENTRY) (G, D and A0 – A10)

#### 4M x 4 CONFIGURATION-SPECIFIC READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	ool	MCM317	400C-60	MCM317	400C-70	
Parameter	Std	Alt	Min	Max	Min	Max	Unit
W Setup Time Before RAS low	_	twts	10	_	10	_	ns
W Hold Time after RAS low		twTH	10	_	15	_	ns


NOTE: The last mode function in initiated by a W and CAS before RAS cycle (WCBR cycle) as specified in timing diagram. The test mode function is terminated by either a CAS before RAS refresh cycle (CBR refresh cycle) or a RAS only refresh cycle. During the test mode, the device is internally organized as 16 bits wide (1M bytes depth). No addressing of CAO, CA1 is required. During a write cycle, data must be applied to all DQ (input) pins. The data can be different between DQ pins. The data on each DQ pin is written into 4 bits memory cells, respectively. During a read cycle, each DQ (output) pin shows the test result of the 4 bits, respectively. High state indicates they are the same. Low state indicates they are not same. During the test mode operation, WCBR cycle can be used to perform refresh.

#### MODE DEPENDENT ON CAS AND W WHEN RAS FALLS

Mode	CAS	₩•
Read, Write, RMW, FPM	1	0
CBR Refresh, Test Mode Exit	0	1
Test Mode Entry	0	0

<sup>\*</sup>Logic state when RAS transitions low.

# **TEST MODE BLOCK DIAGRAM**



# ORDERING INFORMATION (Order by Full Part Number)

	<u>MCM</u>	<u>317400</u>	XX	ХX	X
Motorola Memory Prefix ——					Shipping Method (R = Tape and Reel, Blank = Rails for SOJ
Part Number —					Trays for TSOP II)
, arritanios.					Speed (60 = 60 ns, 70 = 70 ns)
Die Revision —	<del> </del>				Package (J = 400 mil SOJ, T = 400 mil TSOP II)


# **16M DEVICE NUMBERS**


MCM317400CJ60 MCM317400CT60 MCM317400CJ60R MCM317400CT60R MCM317400CJ70 MCM317400CJ70R MCM317400CT70R

MOTOROLA DRAM

# **PACKAGE DIMENSIONS**

**J PACKAGE** 300 MIL SOJ CASE 880A-02





- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. TO BE DETERMINED AT PLANE -T-.

  4. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.006 (0.150) PER SIDE.

  5. DIMENSIONS A AND B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.

NOTE 3


- MISMATCH AND ARE DETERMINED AT THE PARTING LINE.

  6. DIMENSION F DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSION SHALL NOT CAUSE THE F DIMENSION TO EXCEED 0.037 (0.94).

  7. FOR LEAD IDENTIFICATION PURPOSES. PIN POSITIONS 7 AND 20 ARE NOT USED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.670	0.680	17.01	17.28
В	0.295	0.305	7.50	7.74
С	0.128	0.148	3.26	3.75
D	0.015	0.020	0.38	0.51
E	0.103	0.116	2.62	2.95
F	0.026	0.032	0.66	0.481
G	0.050 B\$C		1.270 BSC	
K	0.031	0.045	0.80	1.14
L	0.050 BSC		1.270 BSC	
N	0.035	0.045	0.89	1.14
P	0.328	0.340	8.35	8.63
R	0.260	0.275	6.61	6.99
S	0.030	0.040	0.77	1.01

#### **T PACKAGE** 300 MIL TSOP II CASE 892A-02



### NOTES

C

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

12X S

0.008 (0.200) M T Y S

- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION
- IS 0.006 (0.150) PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSIONS. DAMBAR PROTRUSION SHALL
  NOT CAUSE THE LEAD WIDTH TO EXCEED 0.025 (0.635)
- FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 7 AND 20 ARE NOT USED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.671	0.679	17.04	17.25
В	0.296	0.304	7.520	7.720
С		0.047	-	1.200
D	0.014	0.020	0.350	0.510
F	0.014	0.018	0.350	0.460
G	0.050 BSC		1.270 BSC	
J	0.004	0.008	0.100	0.200
K	0.016	0.024	0.400	0.600
٦	0.002	0.008	0.050	0.200
N	0.0045	0.0055	0.100	0.140
R	0.050 BSC		1.270 BSC	
S	0.355	0.371	9.020	9.420
T	0.004 REF		0.100 REF	
٧	0.004 REF		0.100 REF	
W	0°	10°	0°	10°

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com ~ TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MCM317400C/D