



IRF640N
IRF640NS
IRF640NL


KERSEMI ELECTRONIC CO.,LTD.

- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Ease of Parallelizing
- Simple Drive Requirements

TO-220AB
IRF640N

D²Pak
IRF640NS

TO-262
IRF640NL




Description

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.

The through-hole version (IRF640NL) is available for low-profile application.



$V_{DSS} = 200V$
 $R_{DS(on)} = 0.15\Omega$
 $I_D = 18A$


Absolute Maximum Ratings

| | Parameter | Max. | Units |
|---------------------------|--|------------------------|---------------|
| $I_D @ T_C = 25^\circ C$ | Continuous Drain Current, $V_{GS} @ 10V$ | 18 | A |
| $I_D @ T_C = 100^\circ C$ | Continuous Drain Current, $V_{GS} @ 10V$ | 13 | |
| I_{DM} | Pulsed Drain Current ① | 72 | |
| $P_D @ T_C = 25^\circ C$ | Power Dissipation | 150 | W |
| | Linear Derating Factor | 1.0 | W/ $^\circ C$ |
| V_{GS} | Gate-to-Source Voltage | ± 20 | V |
| E_{AS} | Single Pulse Avalanche Energy ② | 247 | mJ |
| I_{AR} | Avalanche Current ③ | 18 | A |
| E_{AR} | Repetitive Avalanche Energy ④ | 15 | mJ |
| dv/dt | Peak Diode Recovery dv/dt ⑥ | 8.1 | V/ns |
| T_J T_{STG} | Operating Junction and Storage Temperature Range | -55 to +175 | $^\circ C$ |
| | Soldering Temperature, for 10 seconds | 300 (1.6mm from case) | |
| | Mounting torque, 6-32 or M3 screw ④ | 10 lbf•in (1.1N•m) | |




IRF640N/S/L

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|---|--------------------------------------|------|------|------|--------------------------|---|
| $V_{(\text{BR})\text{DSS}}$ | Drain-to-Source Breakdown Voltage | 200 | — | — | V | $V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$ |
| $\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$ | Breakdown Voltage Temp. Coefficient | — | 0.25 | — | V°C | Reference to 25°C , $I_D = 1\text{mA}$ |
| $R_{\text{DS}(\text{on})}$ | Static Drain-to-Source On-Resistance | — | — | 0.15 | Ω | $V_{\text{GS}} = 10\text{V}$, $I_D = 11\text{A}$ ③ |
| $V_{\text{GS}(\text{th})}$ | Gate Threshold Voltage | 2.0 | — | 4.0 | V | $V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$ |
| g_{fs} | Forward Transconductance | 6.8 | — | — | S | $V_{\text{DS}} = 50\text{V}$, $I_D = 11\text{A}$ ③ |
| I_{DSS} | Drain-to-Source Leakage Current | — | — | 25 | μA | $V_{\text{DS}} = 200\text{V}$, $V_{\text{GS}} = 0\text{V}$ |
| | | — | — | 250 | | $V_{\text{DS}} = 160\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 150^\circ\text{C}$ |
| I_{GSS} | Gate-to-Source Forward Leakage | — | — | 100 | nA | $V_{\text{GS}} = 20\text{V}$ |
| | Gate-to-Source Reverse Leakage | — | — | -100 | | $V_{\text{GS}} = -20\text{V}$ |
| Q_g | Total Gate Charge | — | — | 67 | nC | $I_D = 11\text{A}$ |
| Q_{gs} | Gate-to-Source Charge | — | — | 11 | | $V_{\text{DS}} = 160\text{V}$ |
| Q_{gd} | Gate-to-Drain ("Miller") Charge | — | — | 33 | | $V_{\text{GS}} = 10\text{V}$, See Fig. 6 and 13 |
| $t_{\text{d}(\text{on})}$ | Turn-On Delay Time | — | 10 | — | ns | $V_{\text{DD}} = 100\text{V}$ |
| t_r | Rise Time | — | 19 | — | | $I_D = 11\text{A}$ |
| $t_{\text{d}(\text{off})}$ | Turn-Off Delay Time | — | 23 | — | | $R_G = 2.5\Omega$ |
| t_f | Fall Time | — | 5.5 | — | | $R_D = 9.0\Omega$, See Fig. 10 ③ |
| L_D | Internal Drain Inductance | — | 4.5 | — | nH | Between lead, 6mm (0.25in.) from package and center of die contact |
| L_S | Internal Source Inductance | — | 7.5 | — | |  |
| C_{iss} | Input Capacitance | — | 1160 | — | pF | $V_{\text{GS}} = 0\text{V}$ |
| C_{oss} | Output Capacitance | — | 185 | — | | $V_{\text{DS}} = 25\text{V}$ |
| C_{rss} | Reverse Transfer Capacitance | — | 53 | — | | $f = 1.0\text{MHz}$, See Fig. 5 |

Source-Drain Ratings and Characteristics

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|-----------------|---|---|------|------|------------|---|
| I_S | Continuous Source Current (Body Diode) | — | — | 18 | A | MOSFET symbol showing the integral reverse p-n junction diode. |
| I_{SM} | Pulsed Source Current (Body Diode)① | — | — | 72 | |  |
| V_{SD} | Diode Forward Voltage | — | — | 1.3 | V | $T_J = 25^\circ\text{C}$, $I_S = 11\text{A}$, $V_{\text{GS}} = 0\text{V}$ ③ |
| t_{rr} | Reverse Recovery Time | — | 167 | 251 | ns | $T_J = 25^\circ\text{C}$, $I_F = 11\text{A}$ |
| Q_{rr} | Reverse Recovery Charge | — | 929 | 1394 | nC | $dI/dt = 100\text{A}/\mu\text{s}$ ③ |
| t_{on} | Forward Turn-On Time | Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D) | | | | |

Thermal Resistance

| | Parameter | Typ. | Max. | Units |
|-----------------------|---------------------------------------|------|------|---------------------------|
| $R_{\theta\text{JC}}$ | Junction-to-Case | — | 1.0 | $^\circ\text{C}/\text{W}$ |
| $R_{\theta\text{CS}}$ | Case-to-Sink, Flat, Greased Surface ④ | 0.50 | — | |
| $R_{\theta\text{JA}}$ | Junction-to-Ambient④ | — | 62 | |
| $R_{\theta\text{JA}}$ | Junction-to-Ambient (PCB mount)⑤ | — | 40 | |




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage








Fig 8. Maximum Safe Operating Area


Fig 10a. Switching Time Test Circuit

Fig 10b. Switching Time Waveforms





Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit






Fig 14. For N-Channel HEXFET® Power MOSFETs



IRF640N/S/L

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.


2 CONTROLLING DIMENSION : INCH

3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.

4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information


EXAMPLE : THIS IS AN IRF1010
WITH ASSEMBLY
LOT CODE 9B1M





IRF640N/S/L

D²Pak Package Outline




NOTES:

- 1 DIMENSIONS AFTER SOLDER DIP.
- 2 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 3 CONTROLLING DIMENSION : INCH.
- 4 HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.

LEAD ASSIGNMENTS

- 1 - GATE
- 2 - DRAIN
- 3 - SOURCE


D²Pak Part Marking Information






IRF640N/S/L

TO-262 Package Outline



TO-262 Part Marking Information


EXAMPLE: THIS IS AN IRL3103L
 LOT CODE 1789
 ASSEMBLED ON WW 19, 1997
 IN THE ASSEMBLY LINE "C"





IRF640N/S/L

D²Pak Tape & Reel Information



Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 4.2\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = 11\text{A}$.
- ④ This is only applied to TO-220AB package
- ⑤ This is applied to D²Pak, when mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑥ $I_{SD} \leq 11\text{A}$, $di/dt \leq 344\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$,
 $T_J \leq 175^\circ\text{C}$