

Features :



- * Low-power consumption.
 - active: 30mA at 55ns.
 - Stand by :
 - 5 μ A (CMOS input / output)
 - 1 μ A (CMOS input / output, SL)
- * Single +2.7 to 3.3V Power Supply.
- * Equal access and cycle time.
- * 55/70/85/100 ns access time.
- * Easy memory expansion with $\overline{CE1}$, CE2 and \overline{OE} inputs.
- * 2.0V data retention mode.
- * TTL compatible, Tri-state input/output.
- * Automatic power-down when deselected.

Description :

The GLT6100L08 is a low power CMOS Static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW $\overline{CE1}$, an active HIGH CE2, an active LOW OE, and Tri-state I/O's. This device has an automatic power-down mode feature when deselected.

Writing to the device is accomplished by taking chip Enable 1 ($\overline{CE1}$) with Write Enable (\overline{WE}) LOW, and Chip Enable 2 (CE2) HIGH. Reading from the device is performed by taking Chip Enable 1 ($\overline{CE1}$) with Output Enable (\overline{OE}) LOW while Write Enable (\overline{WE}) AND Chip Enable 2 (CE2) is HIGH. The I/O pins are placed in a high-impedance state when the device is deselected : the outputs are disabled during a write cycle.

The GLT6100L08 comes with a 2V data retention feature and Lower Standby Power. The GLT6100L08 is available in a 32-pin TSOP1 / sTSOP / 48-fpBGA packages.

Pin Configurations :

Function Block Diagram :


Pin Descriptions:

Name	Function
$A_0 - A_{16}$	Address Inputs
\overline{CE}_1 and CE_2	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable Input
$I/O_0 - I/O_7$	Data Input and Data Output
V_{CC}	3V Power Supply
GND	Ground
NC	No Connection

Truth Table:

\overline{CE}_1	CE_2	\overline{WE}	\overline{OE}	Data	Mode
H	X	X	X	High-Z	Standby
X	L	X	X	High-Z	Standby
L	H	H	L	Data Out	Active, Read
L	H	H	H	High-Z	Active, Output Disable
L	H	L	X	Data Out	Active, Write

Absolute Maximum Ratings*

Parameter	Symbol	Minimum	Maximum	Unit
Voltage on Any Pin Relative to Gnd	Vt	-0.5	4.6	V
Power Dissipation	P_T	-	1.0	W
Storage Temperature (Plastic)	Tstg	-55	+150	°C
Temperature Under Bias	Tbias	-40	+85	°C

*Note : Stresses greater than those listed above Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions (TA = -25°C to 85°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	2.7	3.0	3.3	V
Input Voltage	V_{IH}	2.2	-	$V_{CC}+0.5$	V
	V_{IL}	-0.5*	-	0.6	V

* V_{IL} min = -1.0V for pulse width less than $t_{RC}/2$.


** For Industrial Temperature.

DC Operating Characteristics ($V_{CC}=2.7V$ to $3.3V$, $T_A=-25^{\circ}C$ to $85^{\circ}C$)


Parameter	Sym.	Test Conditions	55		70		85		100		Unit	
			Min	Max	Min	Max	Min	Max	Min	Max		
Input Leakage Current	$ I_{LI} $	$V_{CC} = \text{Max}$, $V_{IN} = \text{Gnd to } V_{CC}$		1		1		1		1	μA	
Output Leakage Current	$ I_{LO} $	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IH}$ $V_{CC} = \text{Max}$, $V_{OUT} = \text{Gnd to } V_{CC}$		1		1		1		1	μA	
Operating Power Supply Current	I_{CC}	$\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$ $V_{IN}=V_{IH}$ or V_{IL} , $I_{OUT}=0mA$		3		3		3		3	mA	
Average Operating Current	I_{CC1}	$\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$ $I_{OUT} = 0mA$, Min Cycle, 100% Duty		30		25		20		15	mA	
	I_{CC2}	$\overline{CE}_1 = 0.2V$ $CE_2 = V_{CC} - 0.2V$ $I_{OUT} = 0mA$, Cycle Time=1 μs , 100% Duty		3		3		3		3	mA	
Standby Power Supply Current(TTL Level)	I_{SB}	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$		0.5		0.5		0.5		0.5	mA	
Standby Power Supply Current (CMOS Level)	I_{SB1}	$\overline{CE}_1 \geq V_{CC}-0.2V$ or $CE_2 \leq 0.2V$, $f=0$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	GLT6100L08LL		5		5		5		5	μA
			GLT6100L08SL		1		1		1		1	μA
Output Low Voltage	V_{OL}	$I_{OL} = 2 \text{ mA}$		0.4		0.4		0.4		0.4	V	
Output High Voltage	V_{OH}	$I_{OH} = 2 \text{ mA}$	2.4		2.4		2.4		2.4		V	

Data Retention

Parameter	Sym.	Test Conditions	Min.	Max.	Unit
V_{CC} for Data retention	V_{DR}	$\overline{CE}_1 \geq V_{CC}-0.2V$ or $CE_2 \leq +0.2V$, $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	1.0	-	V
Data Retention Current	I_{CCDR}			5	μA
Chip Deselect to Data Retention Time	t_{CDR}		0	-	ns
Operating Recovery Time ⁽²⁾	t_R		t_{RC}	-	ns

Data Retention Waveform ($T_A = -25^\circ\text{C}$ to 85°C)

AC Test Conditions

Input Pulse Levels	0.6V to 2.2V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Level	1.4V

AC Test Loads and Waveforms

Output Load Condition


70ns / 85ns $C_L = 30\text{pf} + 1\text{TTL Load}$
 Load 100ns / 120ns $C_L = 100\text{pf} + 1\text{TTL Load}$

*Including Scope and Jig Capacitance


Read Cycle ^(3,9) ($V_{CC}=2.7\text{V}$ to 3.3V , $T_A = -25^\circ\text{C}$ to 85°C)

Parameter	Symbol	55		70		85		100		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t_{RC}	55		70		85		100		ns	
Address Access Time	t_{AA}		55		70		85		100	ns	
Chip Enable Access Time	t_{ACE}		55		70		85		100	ns	
Output Enable Access Time	t_{OE}		35		40		40		50	ns	
Output Hold from address Change	t_{OH}	10		10		10		10		ns	
Chip Enable to Output in Low-Z	t_{CLZ}	10		10		10		10		ns	4,5
Chip Disable to Output in High-Z	t_{CHZ}		25		30		35		40	ns	3,4,5
Output Enable to Output in Low-Z	t_{OLZ}	5		5		5		5		ns	
Output Disable to Output in High-Z	t_{OHZ}		25		25		30		35	ns	4,5
Power-Up Time	t_{PU}	0		0		0		0		ns	3,4,5
Power-Down Time	t_{PD}		55		70		85		100	ns	


Timing Waveform of Read Cycle 1 ^(3,6,7,9) (Address Controlled)



Timing Waveform of Read Cycle 2 ^(5,6,8,9) ($\overline{CE1}$ Controlled)




Timing Waveform of Read Cycle 1 ^(3,6,8,9) ($\overline{CE2}$ Controlled)




Write Cycle ^(3,9) ($V_{CC}=2.7V$ to $3.3V$, $T_A = -25^{\circ}C$ to $85^{\circ}C$)

Parameter	Symbol	55		70		85		100		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{WC}	55		70		85		100		ns	
Chip Enable to Write End	t_{CW}	45		60		70		80		ns	
Address Setup to Write End	t_{AW}	45		60		70		80		ns	
Address Setup Time	t_{AS}	0		0		0		0		ns	
Write Pulse Width	t_{WP}	45		50		60		70		ns	
Write Recovering Time	t_{WR}	0		0		0		0		ns	
Data Valid to Write End	t_{DW}	25		30		35		40		ns	
Data Hold Time	t_{DH}	0		0		0		0		ns	
Write Enable to Output in High-Z	t_{WZ}		25		30		35		40	ns	
Output Active from Write End	t_{OW}	5		5		5		5		ns	


Timing Waveform of Write Cycle 1 ^(10,11) (\overline{WE} Controlled)



Timing Waveform of Write Cycle 2^(10,11) ($\overline{\text{CE1}}$ Controlled)



Timing Waveform of Write Cycle 1^(10,11) (CE2 Controlled)




Notes :

1. L-version includes this feature.
2. This Parameter is samples and not 100% tested.
3. For test conditions, see AC Test Condition.
4. This parameter is tested with CL = 5pF. Transition is measured $\pm 500\text{mV}$ from steady – state voltage.
5. This parameter is guaranteed, but is not tested.
6. $\overline{\text{WE}}$ is HIGH for read cycle.
7. $\overline{\text{CE1}}$ and $\overline{\text{OE}}$ are LOW and CE2 is HIGH for read cycle.
8. Address valid prior to or coincident with $\overline{\text{CE1}}$ transition LOW or CE2 transition HIGH.
9. All read cycle timings are referenced from the last valid address to the first transition address.
10. $\overline{\text{CE1}}$ or WE must be HIGH or CE2 must be LOW during address transition.
11. All write cycle timings are referenced from the last valid address to the first transition address.

Ordering Information

Part Number	SPEED	POWER	PACKAGE
GLT6100L08LL-55TS	55ns	Normal	TSOPI 32L
GLT6100L08LL-70TS	70ns	Normal	TSOPI 32L
GLT6100L08LL-85TS	85ns	Normal	TSOPI 32L
GLT6100L08LL-100TS	100ns	Normal	TSOPI 32L
GLT6100L08LL-55ST	55ns	Normal	sTSOPI 32L
GLT6100L08LL-70 ST	70ns	Normal	sTSOPI 32L
GLT6100L08LL-85 ST	85ns	Normal	sTSOPI 32L
GLT6100L08LL-100 ST	100ns	Normal	sTSOPI 32L
GLT6100L08SL-55TS	55ns	Normal	TSOPI 32L
GLT6100L08SL-70TS	70ns	Normal	TSOPI 32L
GLT6100L08SL-85TS	85ns	Normal	TSOPI 32L
GLT6100L08SL-100TS	100ns	Normal	TSOPI 32L
GLT6100L08SL-55ST	55ns	Normal	sTSOPI 32L
GLT6100L08SL-70 ST	70ns	Normal	sTSOPI 32L
GLT6100L08SL-85 ST	85ns	Normal	sTSOPI 32L
GLT6100L08SL-100 ST	100ns	Normal	sTSOPI 32L

Parts Numbers (Top Mark) Definition :


LL : Low Low power
L : Low power
: Standard
SL : Super Low power


Note : C→CDROM , H→HDD.

Example :

1. GLT710008-15T 1Mbit(128Kx8)15ns 5V SRAM PDIP(300mil)Package type.
2. GLT44016-40J4 4Mbit(256Kx16)40ns 5V DRAM SOJ(400mil)Package type.

Package Information

32 pin 8x20mm Small Outline J-form Package (TSOP)



32 pin 8x13.4mm Small Outline J-form Package (sTSOP)

