

Product Description

The SP43204 is a 50Ω , HaRP™-enhanced, high linearity, 2-bit RF Digital Step Attenuator (DSA) covering an 18 dB attenuation range in 6 dB steps. With a parallel control interface, it maintains high attenuation accuracy, fast switching speed, low insertion loss and low power consumption. This next generation SIPAT DSA is available in a 3x3 mm 12-lead QFN footprint.

The SP43204 is manufactured on SIPAT's CMOS process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

50 Ω RF Digital Attenuator
2-bit; 0, 6, 12, and 18 dB States

Features

- HaRP™-enhanced CMOS device
- Fast switching speed: Typical 26 ns
- High Linearity: Typical +61 dBm IP3
- Small α -Error
- Best in class 2000 V HBM ESD tolerance
- Attenuation: 6, 12, and 18 dB States
- Parallel Control
- CMOS Compatible
- Packaged in a 12-lead 3x3x0.85 mm QFN

Figure 1. Package Type

12-lead 3x3x0.85 mm QFN Package




Figure 2. Functional Schematic Diagram

Switched Attenuator Array






Table 1. Electrical Specifications @ +25°C, V_{DD} = 3.3 V

Parameter	Test Conditions	Min	Typical	Max	Units
Frequency Range			50 - 3000		MHz
Attenuation Range	6 dB, 12 dB and 18 dB steps		0 - 18		dB
Insertion Loss			0.6	0.7	dB
Attenuation Error	0 dB - 18 dB Attenuation Settings 50 MHz to < 2000 MHz 2000 MHz - 3000 MHz		+0.1 +0.2	-0.25 / +0.40 -0.10 / +0.50	dB dB
Return Loss			15		dB
Relative Phase	All States		11		deg
P1dB	Input	+28	+30		dBm
IIP3	IIP3 Two tones at +18 dBm, 20 MHz spacing		+61		dBm
Switching Speed	50% DC CTRL to 10% / 90% RF		26		ns

Performance Plots

Figure 3. Attenuation vs. Attenuation Setting

Figure 4. Attenuation Error vs. Frequency @ T = +25C


Note:

Attenuation Error Equation - AE = [ABS {ABS(Insertion Loss @ Attenuation Setting) - ABS(Reference Loss) }] - [ABS(Attenuation Setting)]



Figure 5. Insertion Loss vs. Temperature

Figure 6. Input Return Loss vs Attenuation @ T = +25C


Figure 7. Output Return Loss vs Attenuation @ T = +25C




Figure 8. Input Return Loss vs Temperature @ 12dB State




Figure 9. Output Return Loss vs Temperature @ 12dB State





Figure 10. Relative Phase* vs Frequency @ T = +25C



*Relative Phase = Phase (attenuation state) – Phase (Insertion Loss state)

Figure 11. Input IP3 vs Attenuation Setting @ T = +25C





Figure 12. Attenuation Error vs. Attenuation Setting @ 3000 MHz



Evaluation Kit

The 2-bit DSA EK Board was designed to ease customer evaluation of SIPAT's SP43204.

For automated programming, connect the test harness provided with the EVK to the parallel port of the PC and to the 6-pin header of the PCB. Connect the loose wire of the supplied cable to a power supply set at 3.3V DC. Set the SP3T switches S1 and S2 to the 'MIDDLE' toggle position. After downloading and installing the DSA EVK software from www.psemi.com, run the software and select 'SP43204' from the drop down menu. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.

For manual programming, disconnect the test harness provided with the EVK. Apply 3.3V to the Vdd header pin and Ground to the GND header pin. The DUT can be controlled two ways:

- 1. The mechanical switches in conjunction with the VCTL pin can be used.* Apply desired control voltage to VCTL header pin. The top mechanical switch controls the 6dB stage, the bottom mechanical switch controls the 12dB stage. For each switch, the left position is the 0V condition, while the right position is the Vctrl condition. The middle position leaves the control pin floating.
- 2. The CTL1 and CTL2 pins on the header can be used.* Each pin directly controls the 6dB and 12dB stage respectively. The VCTL pin on the header is left open. The mechanical switches may be left uninstalled or must be kept in the middle position.

Note: To minimize switching time, C3 and C4 can be removed.

Power-up Control Settings

The SP43204 will always power up into the state determined by the voltages on the 2 control pins. The DSA can be preset to any state within the 18 dB range by pre-setting the parallel control pins prior to power-up. There is a 10μs delay between the time the DSA is powered-up to the time the desired state is set. If the control pins are left floating during power-up, the device will default to the minimum attenuation setting (insertion loss state).

Figure 14. Evaluation Board Layouts

SIPAT Specification 101/0344




Figure 15. Evaluation Board Schematic

SIPAT Specification 102/0416







Figure 16. Package Drawing

3x3 mm 12-lead QFN, BOM 19/0104


BOTTOM VIEW

QFN 3x3 mm	
A	MAX
	0.900
	NOM
	0.850
	MIN
	0.800


SIDE VIEW

Note: Pin 1 Identification tab is electrically connected to the exposed ground paddle

Figure 17. Tape and Reel Drawing




Figure 18. Marking Specifications



Table 6. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
EK-43204-02	SP43204 -EK	SP43204 – 12QFN 3x3mm-EK	Evaluation Kit	1 / Box
SP43204MLIBA	43204	SP43204 G - 12QFN 3x3mm-75A	Green 12-lead 3x3mm QFN	Cut tape or loose
SP43204MLIBA-Z	43204	SP43204 G – 12QFN 3x3mm-3000C	Green 12-lead 3x3mm QFN	3000 units / T&R