

# STH12N120K5-2, STP12N120K5, STW12N120K5, STWA12N120K5

N-channel 1200 V, 0.58 Ω typ.,12 A Zener-protected SuperMESH™ 5 Power MOSFETs in H<sup>2</sup>PAK-2, TO-220 and TO-247

Datasheet - preliminary data





Figure 1. Internal schematic diagram



#### **Features**

Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STH12N120K5-2				
STP12N120K5	1200 V	2.22	40.4	050\4/
STW12N120K5		1200 V	0.69 Ω	12 A
STWA12N120K5				

- Worldwide best FOM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

#### **Applications**

Switching applications

#### **Description**

These devices are N-channel Power MOSFETs developed using SuperMESH™ 5 technology. This revolutionary, avalanche-rugged, high voltage Power MOSFET technology is based on an innovative proprietary vertical structure. The result is a drastic reduction in on-resistance and ultra low gate charge for applications which require superior power density and high efficiency.

**Table 1. Device summary** 

Order codes	Marking	Packages	Packaging
STH12N120K5-2		H <sup>2</sup> PAK-2	Tape and reel
STP12N120K5	12N120K5	TO-220	
STW12N120K5	1211120K3	TO-247	Tube
STWA12N120K5		TO-247 long leads	

May 2014 DocID022133 Rev 3 1/23

### **Contents**

1	Elec	trical ratings	3
2	Elec	trical characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test	circuits	9
4	Pack	kage mechanical data	. 10
	4.1	H <sup>2</sup> PAK-2, STH12N120K5-2	11
	4.2	TO-220, STP12N120K5	. 14
	4.3	TO-247, STW12N120K5	. 16
	4.4	TO-247 long leads, STWA12N120K5	. 18
5	Pack	kaging mechanical data	. 20
6	Revi	sion history	. 22



# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current at T <sub>C</sub> = 25 °C	12	Α
I <sub>D</sub>	Drain current at T <sub>C</sub> = 100 °C	7.6	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	48	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	250	W
I <sub>AR</sub> (2)	Max current during repetitive or single pulse avalanche	4	Α
E <sub>AS</sub> (3)	Single pulse avalanche energy	215	mJ
dv/dt (4)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (5)	dv/dt <sup>(5)</sup> MOSFET dv/dt ruggedness 50		V/ns
T <sub>j</sub> Operating junction temperature T <sub>stg</sub> Storage temperature		- 55 to 150	°C

- 1. Pulse width limited by safe operating area.
- 2. Pulse width limited by  $T_{Jmax}$ .
- 3. Starting  $T_J = 25$  °C,  $I_D = I_{AS}$ ,  $V_{DD} = 50$  V
- 4.  $I_{SD} \leq$  12 A, di/dt  $\leq$  100 A/ $\mu$ s,  $V_{Peak} \leq V_{(BR)DSS}$
- 5.  $V_{DS} \le 960 V$

Table 3. Thermal data

Symbol			TO-247, TO-220 TO-247 long leads		Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.5		°C/W	
R <sub>thj-amb</sub>	Thermal resistance junction-amb max		62.5	50	°C/W
R <sub>thj-pcb</sub>	Thermal resistance junction-pcb max	30			°C/W

### 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0, I <sub>D</sub> = 1 mA	1200			V
	Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 1200 V$			1	μΑ
I <sub>DSS</sub>		V <sub>GS</sub> = 0, V <sub>DS</sub> = 1200 V, Tc=125 °C			50	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6 A		0.58	0.69	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1340	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>GS</sub> =0, V <sub>DS</sub> =100 V, f=1 MHz	-	75	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	us of bs	-	2	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance, time-related	$V_{GS} = 0$ , $V_{DS} = 0$ to 960 V	-	128	-	рF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance, energy-related		-	42	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> =0	-	3.5	-	Ω
$Q_g$	Total gate charge	V <sub>DD</sub> = 960 V, I <sub>D</sub> = 12 A V <sub>GS</sub> =10 V (see <i>Figure 18</i> )	-	44.2	-	nC
Q <sub>gs</sub>	Gate-source charge		-	7.3	-	nC
Q <sub>gd</sub>	Gate-drain charge		-	30	-	nC

<sup>1.</sup> Time-related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 



4/23 DocID022133 Rev 3

<sup>2.</sup> Energy-related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 600 \text{ V}, I_{D} = 6 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 20)	-	23	-	ns
t <sub>r</sub>	Rise time		-	11	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	68.5	-	ns
t <sub>f</sub>	Fall time		-	18.5	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		12	Α
I <sub>SDM</sub>	Source-drain current (pulsed)		-		48	Α
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 12 A, V <sub>GS</sub> =0	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, V <sub>DD</sub> = 60 V	-	630		ns
$Q_{rr}$	Reverse recovery charge	$di/dt = 100 A/\mu s$ ,	-	12.6		$\mu$ C
I <sub>RRM</sub>	Reverse recovery current	(see Figure 19)	-	40		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A,V <sub>DD</sub> = 60 V di/dt=100 A/μs, Tj=150 °C	-	892		ns
Q <sub>rr</sub>	Reverse recovery charge		-	15.6		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 19)	-	35		Α

<sup>1.</sup> Pulsed: pulse duration =  $300\mu$ s, duty cycle 1.5%

Table 8. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit	
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0$	30		-	٧	

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



#### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for H<sup>2</sup>PAK-2 and Figure 3. Thermal impedance for H<sup>2</sup>PAK-2 and TO-220







Figure 4. Safe operating area for TO-247 and TO-247 long leads

Figure 5. Thermal impedance for TO-247 and TO-247 long leads








Figure 6. Output characteristics

Figure 7. Transfer characteristics






6/23 DocID022133 Rev 3

Figure 8. Gate charge vs gate-source voltage

Figure 9. Static drain-source on-resistance







Figure 10. Capacitance variations

Figure 11. Output capacitance stored energy







Figure 12. Normalized gate threshold voltage vs temperature

Figure 13. Normalized on-resistance vs temperature







Figure 14. Normalized  $V_{(BR)DSS}$  vs temperature

Figure 15. Source-drain diode forward characteristics







Figure 16. Maximum avalanche energy vs starting  $T_J$ 



### 3 Test circuits

Figure 17. Switching time test circuit for resistive load

Figure 18. Gate charge test circuit




Figure 19. Test circuit for inductive load switching and diode recovery times

Figure 20. Unclamped inductive load test circuit





Figure 21. Unclamped inductive waveform

Figure 22. Switching time waveform





# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.



#### H<sup>2</sup>PAK-2, STH12N120K5-2 4.1




Figure 23. H<sup>2</sup>PAK-2 drawing

8159712\_C

Table 9. H<sup>2</sup>PAK-2 mechanical data

Dim	mm			
Dim.	Min.	Тур.	Max.	
Α	4.30		4.80	
A1	0.03		0.20	
С	1.17		1.37	
е	4.98		5.18	
E	0.50		0.90	
F	0.78		0.85	
Н	10.00		10.40	
H1	7.40		7.80	
L	15.30	-	15.80	
L1	1.27		1.40	
L2	4.93		5.23	
L3	6.85		7.25	
L4	1.5		1.7	
М	2.6		2.9	
R	0.20		0.60	
V	0°		8°	





Figure 24. H<sup>2</sup>PAK-2 recommended footprint (dimensions are in mm)

### 4.2 TO-220, STP12N120K5



b (X3)

\_e1\_\_

Figure 25. TO-220 type A drawing



0015988\_typeA\_Rev\_T

Table 10. TO-220 type A mechanical data

Dim	mm					
Dim.	Min.	Тур.	Max.			
Α	4.40		4.60			
b	0.61		0.88			
b1	1.14		1.70			
С	0.48		0.70			
D	15.25		15.75			
D1		1.27				
E	10		10.40			
е	2.40		2.70			
e1	4.95		5.15			
F	1.23		1.32			
H1	6.20		6.60			
J1	2.40		2.72			
L	13		14			
L1	3.50		3.93			
L20		16.40				
L30		28.90				
ØP	3.75		3.85			
Q	2.65		2.95			



# 4.3 TO-247, STW12N120K5

HEAT-SINK PLANE

BACK VIEW 0075325, G

Figure 26. TO-247 drawing

Table 11. TO-247 mechanical data

	mm				
Dim.	mm.				
	Min.	Тур.	Max.		
Α	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
E	15.45		15.75		
е	5.30	5.45	5.60		
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		



## 4.4 TO-247 long leads, STWA12N120K5

HEAT-SINK PLANE -D BACK VIEW 7395426\_G

Figure 27. TO-247 long leads drawing

Table 12. TO-247 long leads mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
Α	4.90		5.15	
D	1.85		2.10	
E	0.55		0.67	
F	1.07		1.32	
F1	1.90		2.38	
F2	2.87		3.38	
G	10.90 BSC			
Н	15.77		16.02	
L	20.82		21.07	
L1	4.16		4.47	
L2	5.49		5.74	
L3	20.05		20.30	
L4	3.68		3.93	
L5	6.04		6.29	
М	2.25		2.55	
V		10°		
V1		3°		
V3		20°		
Ø	3.55		3.66	



#### 5 Packaging mechanical data


Figure 28. Tape 10 pitches cumulative tolerance on tape +/- 0.2 mm Top cover D1 A0 User direction of feed Bending radius User direction of feed

AM08852v2

Table 13. H<sup>2</sup>PAK-2 tape and reel mechanical data

Таре			Reel		
Dim.	n	nm	Dim.	mm	
	Min.	Max.	– Dilli.	Min.	Max.
A0	10.5	10.7	Α		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
Е	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1		Base qty 1000	
P2	1.9	2.1		Bulk qty 1000	
R	50				
Т	0.25	0.35			
W	23.7	24.3			

Figure 29. Reel





# 6 Revision history

**Table 14. Document revision history** 

Date	Revision	Changes	
23-Aug-2011	1	First release.	
17-Jan-2013	2	<ul> <li>Minor text changes</li> <li>Added: H<sup>2</sup>PAK package</li> <li>The part number STB12N120K5 has been moved to a separate datasheet</li> <li>Updated: Section 4: Package mechanical data</li> <li>Updated: mechanical data for TO-247 package</li> </ul>	
16-May-2014	3	<ul> <li>The part numbers STFW12N120K5 has been moved to a separate datasheet</li> <li>Added: TO-247 long leads package</li> <li>Modified: I<sub>AR</sub>, E<sub>AS</sub>, dv/dt values in <i>Table 2</i></li> <li>Modified: the entire typical values in <i>Table 5</i>, 6 and 7</li> <li>Added: Section 2.1: Electrical characteristics (curves)</li> <li>Minor text changes</li> </ul>	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

