


## CMOS 8-bit Single Chip Microcomputer

### Description


The CXP83232A/83240A is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, 32kHz timer/counter, capture timer counter, LCD controller/driver, remote control reception circuit and 14-bit PWM output besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP83232A/83240A also provides a sleep/stop function that enables lower power consumption.

100 pin QFP (Plastic)



100 pin LQFP (Plastic)



### Features


- Wide-range instruction system (213 instructions) to cover various types of data.
  - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle
  - 400ns at 10MHz operation
  - 8μs at 500kHz
  - 122μs at 32kHz operation
- Incorporated ROM capacity
  - 32Kbytes (CXP83232A)
  - 40Kbytes (CXP83240A)
- Incorporated RAM capacity
  - 1120bytes (includes LCD display data area)
- Peripheral functions
  - A/D converter
    - 8-bit, 8-channel, successive approximation method (Conversion time of 32μs/10MHz)
  - Serial interface
    - 8-bit, 8-stage FIFO incorporated (Auto transfer for 1 to 8 bytes), 1 channel
    - 8-bit clock synchronized type, 1 channel
  - Timer
    - 8-bit timer, 8-bit timer/counter, 19-bit time base timer, 16-bit capture timer/counter, 32kHz timer/counter
  - LCD controller/driver
    - Maximum 160 segment display possible (during 1/4 duty)
    - 4 common output, 40 segment output
    - Display method static, 1/2, 1/3, 1/4 duty
    - Bias method 1/2, 1/3 bias
  - Remote control reception circuit
    - 8-bit pulse measuring counter, 6-stage FIFO
  - PWM output circuit
    - 14 bits, 1 channel
- Interruption
  - 15 factors, 15 vectors, multi-interruption possible
- Standby mode
  - SLEEP/STOP
- Package
  - 100-pin plastic QFP/LQFP
- Piggyback/evaluation chip
  - CXP83200A 100-pin ceramic QFP/LQFP

### Structure


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram




Pin Assignment (Top View) (QFP package)



- Note)** 1. NC (Pin 90) is always connected to V<sub>DD</sub>.  
 2. Vss (Pin 41 and 91) are both connected to GND.

Pin Assignment (Top View) (LQFP package)



- Note)**
1. NC (Pin 88) is always connected to V<sub>DD</sub>.
  2. V<sub>ss</sub> (Pin 39 and 89) are both connected to GND.




Pin Description




| Symbol                         | I/O                      | Functions  |   |  |
|--------------------------------|--------------------------|--|---|--|
| PA0/AN0<br>to<br>PA7/AN7       | I/O/Analog input         | (Port A)<br>8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)                                       | Analog inputs to A/D converter. (8 pins)                            |  |
| PB0/CINT                       | I/O/Input                | (Port B)<br>8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)                                       | External capture input to 16-bit timer/counter.                     |  |
| PB1/ $\overline{\text{CS}}_0$  | I/O/Input                |  | Chip select input for serial interface (CH0).                       |  |
| PB2/ $\overline{\text{SCK}}_0$ | I/O/I/O                  |  | Serial clock I/O (CH0).   |  |
| PB3/SI0                        | I/O/Input                |  | Serial data input (CH0).  |  |
| PB4/SO0                        | I/O/Output               |  | Serial data output (CH0).   |  |
| PB5/ $\overline{\text{SCK}}_1$ | I/O/I/O                  |  | Serial clock I/O (CH1).   |  |
| PB6/SI1                        | I/O/input                |  | Serial data input (CH1).  |  |
| PB7/SO1                        | I/O/Output               |  | Serial data output (CH1).   |  |
| PC0 to PC7                     | I/O                      | (Port C)<br>8-bit I/O port. I/O can be set in a single bit unit. Capable of driving 12mA sync current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins) |   |  |
| PE0/INT0/<br>EC0               | Input/Input/Input        | (Port E)<br>7-bit port. lower 5 bits are for inputs; upper 2 bits are for outputs. (7 pins)  | External event inputs for timer/counter. (2 pins)                   |  |
| PE1/INT1/<br>EC1               | Input/Input/Input        |  | External interruption request inputs. (4 pins)                      | Non-maskable interruption request input.         |
| PE2/INT2                       | Input/Input              |  |   | Remote control reception circuit input.          |
| PE3/INT3/<br>NMI               | Input/Input/Input        |  | 14-bit PWM output.  |  |
| PE4/RMC                        | Input/Input              |  | Rectangular wave output for 16-bit timer/counter (duty output 50%). | Output for 32kHz oscillation frequency division. |
| PE5/PWM                        | Output/Output            |  |   |  |
| PE6/TO/<br>ADJ                 | Output/Output/<br>Output |  |   |  |
| PH0 to PH7                     | I/O                      | (Port H)<br>8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)                                       |   |  |





| Symbol                               | I/O           | Functions  |                            |
|--------------------------------------|---------------|--|----------------------------|
| PD0/SEG16<br>to<br>PD7/SEG23         | Output/Output | (Port D)<br>8-bit output port.<br>(8 pins)   | LCD segment signal output. |
| PF0/SEG24<br>to<br>PF7/SEG31         | Output/Output | (Port F)<br>8-bit output port.<br>(8 pins)   |                            |
| PG0/SEG32<br>to<br>PG7/SEG39         | Output/Output | (port G)<br>8-bit output port.<br>(8 pins)   |                            |
| SEG0 to SEG15                        | Output        | LCD segment signal output.   |                            |
| COM0 to COM3                         | Output        | LCD common signal output.  |                            |
| V <sub>LC1</sub> to V <sub>LC3</sub> |               | LCD bias power supply.   |                            |
| V <sub>L</sub>                       | Output        | Control pin to cut off the current flowing to external LCD bias resistor during standby.   |                            |
| EXTAL1                               | Input         | Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL1; opposite phase clock should be input to XTAL1. System clock oscillation of EXTAL1 and XTAL1 is used for normal operation mode (Max. 10MHz). |                            |
| XTAL1                                |               |  |                            |
| EXTAL2                               | Input         | Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL2; opposite phase clock should be input to XTAL2. System clock oscillation of EXTAL2 and XTAL2 is used for sub clock mode (Typ. 500kHz).       |                            |
| XTAL2                                |               |  |                            |
| TEX                                  | Input         | Crystal connectors for 32kHz timer/counter clock generation circuit. Connect a 32.768kHz crystal oscillator between TEX and TX. For usage as event input, connect clock oscillation source to TEX, and leave TX open.                                |                            |
| TX                                   | Output        |  |                            |
| $\overline{\text{RST}}$              | Input         | Low-level active system reset.   |                            |
| NC                                   |               | NC. Under normal operating conditions, connect to V <sub>DD</sub> .  |                            |
| AV <sub>REF</sub>                    | Input         | Reference voltage input for A/D converter.   |                            |
| AV <sub>SS</sub>                     |               | A/D converter GND.   |                            |
| V <sub>DD</sub>                      |               | Positive power supply.   |                            |
| V <sub>SS</sub>                      |               | GND. Two V <sub>SS</sub> are connected to GND.   |                            |





I/O Circuit Format for Pins

| Pin   | Circuit format   | When reset  |
|---|--|-------------|
| <p>PA0/AN0 to PA7/AN7</p> <p>8 pins</p>                           | <p>Port A</p> <p>Pull-up resistor<br/>"0" when reset</p> <p>Port A data</p> <p>Port A direction<br/>"0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A input selection<br/>"0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>IP Input protection circuit</p> <p>* Pull-up transistors approx. 100kΩ</p> | <p>Hi-Z</p> |
| <p>PB0/CINT<br/>PB1/CS0<br/>PB3/SI0<br/>PB6/SI1</p> <p>4 pins</p> | <p>Port B</p> <p>Pull-up resistor<br/>"0" when reset</p> <p>Port B data</p> <p>Port B direction<br/>"0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>Schmitt input</p> <p>CINT<br/>CS0<br/>SI0<br/>SI1</p> <p>* Pull-up transistors approx. 100kΩ</p>  | <p>Hi-Z</p> |
| <p>PB2/SCK0<br/>PB5/SCK1</p> <p>2 pins</p>                        | <p>Port B</p> <p>Pull-up resistor<br/>"0" when reset</p> <p>SCK OUT<br/>Output enable</p> <p>Port B output selection<br/>"0" when reset</p> <p>Port B data</p> <p>Port B direction<br/>"0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>Schmitt input</p> <p>SCK in</p> <p>IP</p> <p>* Pull-up transistors approx. 100kΩ</p>   | <p>Hi-Z</p> |

| Pin  | Circuit format   | When reset  |
|--|--|-------------|
| <p>PB4/SO0<br/>PB7/SO1</p> <p>2 pins</p>   | <p>Port B</p>  <p>* Pull-up transistors approx. 100kΩ</p>  | <p>Hi-Z</p> |
| <p>PC0 to PC7</p> <p>8 pins</p>  | <p>Port C</p>  <p>*1 High current drive of 12mA possible<br/>*2 Pull-up transistors approx. 100kΩ</p> | <p>Hi-Z</p> |
| <p>PE0/INT0/EC0<br/>PE1/INT1/EC1<br/>PE2/INT2<br/>PE3/INT3/NMI<br/>PE4/RMC</p> <p>5 pins</p> | <p>Port E</p>    | <p>Hi-Z</p> |

| Pin                             | Circuit format   | When reset  |
|---------------------------------|--|---|
| <p>PE5/PWM</p> <p>1 pin</p>     | <p>Port E</p>  <p>PWM</p> <p>Port E output selection<br/>"0" when reset</p> <p>Reset E data<br/>"1" when reset</p> <p>Data bus ←</p> <p>RD (Port E)</p>  | <p>High level</p>   |
| <p>PE6/TO/ADJ</p> <p>1 pin</p>  | <p>Port E</p>  <p>Internal reset signal</p> <p>Port E data<br/>"1" when reset</p> <p>MPX</p> <p>TO</p> <p>*2 ADJ16K</p> <p>ADJ2K</p> <p>Port E output selection<br/>"00" when reset</p> <p>Port E output selection</p> <p>TO Output enable</p> <p>*1 Pull-up transistors approx. 150kΩ</p> <p>*2 ADJ signals are frequency divider outputs for 32kHz oscillation frequency adjustment. ADJ2K provides usage as buzzer output.</p> | <p>High level<br/>(High level with 150kΩ resistor when reset)</p> |
| <p>PH0 to PH7</p> <p>8 pins</p> | <p>Port H</p>  <p>Pull-up resistor<br/>"0" when reset</p> <p>Port H data</p> <p>Port H direction<br/>"0" when reset</p> <p>Data bus ←</p> <p>RD (Port H)</p> <p>* Pull-up transistors approx. 100kΩ</p>  | <p>Hi-Z</p>   |

| Pin  | Circuit format                      |  | When reset                        |
|--|-------------------------------------|--|-----------------------------------|
| <p>PD0 to PD7<br/>PF0 to PF7<br/>PG0 to PG7</p> <p>24 pins</p> | <p>Port D<br/>Port F<br/>Port G</p> |  <p>PD7 to PD4 by a single bit unit<br/>PD3 to PD0 by 4-bit unit<br/>PF7 to PF0 by 8-bit unit<br/>PG7 to PG0 by 8-bit unit</p> <p>"0" when reset</p> | <p>Segment output (VDD level)</p> |
| <p>SEG0 to SEG15</p> <p>16 pins</p>                            | <p>Segment</p>                      |  <p>VCH</p> <p>VCL</p>   | <p>VDD level</p>                  |
| <p>COM0 to COM3</p> <p>4 pins</p>                              | <p>Common</p>                       |  <p>VDD</p> <p>VLC1</p> <p>VLC2</p> <p>VLC3</p>   | <p>VDD level</p>                  |
| <p>VL</p> <p>1 pin</p>   |                                     |  <p>LCD control (DSP bit)</p> <p>"0" when reset</p>  | <p>Hi-Z</p>                       |

| Pin  | Circuit format   | When reset                                      |
|--|--|---|
| <p>EXTAL1<br/>XTAL1</p> <p>2 pins</p>                  |  <ul style="list-style-type: none"> <li>• Diagram shows circuit composition during oscillation.</li> <li>• Feedback resistor is removed during stop. XTAL1 becomes "High" level.</li> </ul>  | <p>Oscillation</p>                              |
| <p>EXTAL2<br/>XTAL2</p> <p>2 pins</p>                  |  <ul style="list-style-type: none"> <li>• Diagram shows circuit composition during oscillation.</li> <li>• Feedback resistor is removed during stop. XTAL2 becomes "High" level.</li> </ul>  | <p>EXTAL2<br/>Hi-Z<br/>XTAL2<br/>High level</p> |
| <p>TEX<br/>TX</p> <p>2 pins</p>                        |  <ul style="list-style-type: none"> <li>• Diagram shows circuit composition during oscillation.</li> <li>• When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed and TEX and TX become "Low" level and "High" level respectively.</li> </ul> | <p>Oscillation</p>                              |
| <p><math>\overline{\text{RST}}</math></p> <p>1 pin</p> |  <p>Pull-up resistor</p> <p>Mask option</p> <p>Schmitt input</p>   | <p>Low level</p>                                |

## Absolute Maximum Ratings

(V<sub>SS</sub> = 0V)

| Item                            | Symbol   | Rating         | Unit | Remarks                                       |
|---------------------------------|--|----------------|------|---|
| Supply voltage                  | V <sub>DD</sub>  | −0.3 to +7.0   | V    |   |
|                                 | AV <sub>SS</sub>                                       | −0.3 to +0.3   | V    |   |
| LCD bias voltage                | V <sub>LC1</sub> , V <sub>LC2</sub> , V <sub>LC3</sub> | −0.3 to +7.0*1 | V    |   |
| Input voltage                   | V <sub>IN</sub>  | −0.3 to +7.0*1 | V    |   |
| Output voltage                  | V <sub>OUT</sub>                                       | −0.3 to +7.0*1 | V    |   |
| High level output current       | I <sub>OH</sub>  | −5             | mA   | Output per pin                                |
| High level total output current | ∑I <sub>OH</sub>                                       | −50            | mA   | Total for all output pins                     |
| Low level output current        | I <sub>OL</sub>  | 15             | mA   | Value per pin, excluding high current outputs |
|                                 | I <sub>OLC</sub>                                       | 20             | mA   | Value per pin*2 for high current outputs      |
| Low level total output current  | ∑I <sub>OL</sub>                                       | 100            | mA   | Total for all output pins                     |
| Operating temperature           | T <sub>opr</sub>                                       | −20 to +75     | °C   |   |
| Storage temperature             | T <sub>stg</sub>                                       | −55 to +150    | °C   |   |
| Allowable power dissipation     | P <sub>D</sub>   | 600            | mW   | QFP package                                   |
|                                 |  | 380            |      | LQFP package                                  |

\*1) V<sub>IN</sub> and V<sub>OUT</sub> must not exceed V<sub>DD</sub> + 0.3V.

\*2) The high current drive transistor is the N-ch transistor of Port C (PC)

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(V<sub>SS</sub> = 0V)

| Item                     | Symbol            | Min.                  | Max.                  | Unit | Remarks   |
|--------------------------|-------------------|-----------------------|-----------------------|------|---|
| Supply voltage           | V <sub>DD</sub>   | 4.5                   | 5.5                   | V    | High-speed mode guaranteed operation range*1                    |
|                          |                   | 3.5                   | 5.5                   |      | Low-speed mode guaranteed operation range*1                     |
|                          |                   | 3.0                   | 5.5                   |      | Guaranteed operation range during EXTAL2 clock (sub clock mode) |
|                          |                   | 2.7                   | 5.5                   |      | Guaranteed operation range with TEX clock                       |
|                          |                   | 2.5                   | 5.5                   |      | Guaranteed data hold range during STOP                          |
| LCD bias voltage         | V <sub>LC1</sub>  | V <sub>SS</sub>       | V <sub>DD</sub>       | V    | LCD power supply range*5  |
|                          | V <sub>LC2</sub>  |                       |                       |      |   |
|                          | V <sub>LC3</sub>  |                       |                       |      |   |
| High level input voltage | V <sub>IH</sub>   | 0.7V <sub>DD</sub>    | V <sub>DD</sub>       | V    | *2  |
|                          | V <sub>IHS</sub>  | 0.8V <sub>DD</sub>    | V <sub>DD</sub>       | V    | Hysteresis input*3  |
|                          | V <sub>IHEX</sub> | V <sub>DD</sub> - 0.4 | V <sub>DD</sub> + 0.3 | V    | EXTAL*4   |
| Low level input voltage  | V <sub>IL</sub>   | 0                     | 0.3V <sub>DD</sub>    | V    | *2  |
|                          | V <sub>ILS</sub>  | 0                     | 0.2V <sub>DD</sub>    | V    | Hysteresis input*3  |
|                          | V <sub>ILEX</sub> | -0.3                  | 0.4                   | V    | EXTAL*4   |
| Operating temperature    | T <sub>opr</sub>  | -20                   | +75                   | °C   |   |

\*1) During EXTAL1 clock (main clock mode), high-speed mode is 1/2 frequency division clock selection; low-speed mode is 1/16 frequency division clock selection.

\*2) Value for each pin of normal input ports (PA, PB4, PB7, PC and PH).

\*3) Value of the following pins;  $\overline{RST}$ , CINT  $\overline{CS0}$ , SI0, SI1,  $\overline{SCK0}$ ,  $\overline{SCK1}$ ,  $\overline{EC0/INT0}$ ,  $\overline{EC1/INT1}$ , INT2,  $\overline{NMI/INT3}$ , and RMC.

\*4) Specifies only during external clock input.

\*5) Optimal values are determined by LCD used.

Electrical Characteristics

DC Characteristics

(Ta = -20 to +75°C, Vss = 0V)

| Item                      | Symbol  | Pins                              | Conditions  | Min.  | Typ. | Max. | Unit |
|---------------------------|---|-----------------------------------|---|-------|------|------|------|
| High level output voltage | VOH   | PA, PB, PC, PD*1, PE5, PE6        | VDD = 4.5V, IOH = -0.5mA                                    | 4.0   |      |      | V    |
|                           |   |                                   | VDD = 4.5V, IOH = -1.2mA                                    | 3.5   |      |      | V    |
| Low level output voltage  | VOL   | PF to PG*1<br>VL (only VOL)       | VDD = 4.5V, IOL = 1.8mA                                     |       |      | 0.4  | V    |
|                           |   |                                   | VDD = 4.5V, IOL = 3.6mA                                     |       |      | 0.6  | V    |
|                           |   | PC                                | VDD = 4.5V, IOL = 12.0mA                                    |       |      | 1.5  | V    |
| Input current             | IiHE1   | EXTAL1                            | VDD = 5.5V, VIH = 5.5V                                      | 0.5   |      | 40   | μA   |
|                           | IiLE1   |                                   | VDD = 5.5V, VIL = 0.4V                                      | -0.5  |      | -40  | μA   |
|                           | IiHE2   | EXTAL2                            | VDD = 5.5V, VIH = 5.5V                                      | 0.3   |      | 30   | μA   |
|                           | IiLE2   |                                   | VDD = 5.5V, VIL = 0.4V                                      | -0.3  |      | -30  | μA   |
|                           | IiHT  | TEX                               | VDD = 5.5V, VIH = 5.5V                                      | 0.1   |      | 10   | μA   |
|                           | IiLT  |                                   | VDD = 5.5V, VIL = 0.4V                                      | -0.1  |      | -10  | μA   |
|                           | IiLR  | RST*2                             | VDD = 5.5V, VIL = 0.4V                                      | -1.5  |      | -400 | μA   |
|                           | IiH   | PA to PC*3,<br>PH*3               | VDD = 4.5V, VIH = 4.0V                                      | -3.33 |      |      | μA   |
| IiL                       | VDD = 5.5V, VIL = 0.4V  |                                   |   |       | -50  | μA   |      |
| I/O leakage current       | IIZ   | PE0 to PE4,<br>RST*2              | VDD = 5.5V,<br>VI = 0, 5.5V                                 |       |      | ±10  | μA   |
| Common output impedance   | R <sub>COM</sub>  | COM0 to COM3                      | VDD = 5V,<br>VLC1 = 3.75V<br>VLC2 = 2.5V<br>VLC3 = 1.25     |       | 3    | 5    | kΩ   |
| Segment output impedance  | R <sub>SEG</sub>  | SEG0 to SEG15<br>SEG16 to SEG39*1 |   |       | 5    | 15   | kΩ   |
| Supply current*4          | IDD1  | VDD                               | High-speed mode operation<br>(1/2 frequency division clock) |       | 20   | 45   | mA   |
|                           |   |                                   | VDD = 5.5V, 10MHz crystal oscillation<br>(C1 = C2 = 15pF)   |       |      |      |      |
|                           |   |                                   | VDD = 3.5V, 500kHz crystal oscillation<br>(C1 = C2 = 22pF)  |       | 0.9  | 2.2  | mA   |
|                           | VDD = 3V, 32kHz crystal oscillation<br>(C1 = C2 = 47pF)   |                                   |   | 35    | 100  | μA   |      |
|                           | IDDS1   |                                   | SLEEP mode  |       | 1.5  | 8    | mA   |
|                           |   |                                   | VDD = 5.5V, 10MHz crystal oscillation<br>(C1 = C2 = 15pF)   |       |      |      |      |
|                           |   |                                   | VDD = 3.5V, 500kHz crystal oscillation<br>(C1 = C2 = 22pF)  |       | 450  | 900  | μA   |
| IDDS3                     | VDD = 3V, 32kHz crystal oscillation<br>(C1 = C2 = 47pF)   |                                   | 9   | 30    | μA   |      |      |
| IDDS                      | STOP mode<br>VDD = 5.5V, 10MHz, 500kHz crystal<br>oscillation and termination of 32kHz<br>oscillation |                                   |   | 10    | μA   |      |      |

| Item           | Symbol          | Pins  | Conditions   | Min. | Typ. | Max. | Unit |
|----------------|-----------------|---|--|------|------|------|------|
| Input capacity | C <sub>IN</sub> | Pins other than<br>PB7, PE5, PE6<br>V <sub>LC1</sub> to V <sub>LC3</sub><br>COM0 to COM3<br>SEG0 to SEG15<br>PD0/SEG16 to<br>PD7/SEG23<br>PF0/SEG24 to<br>PF7/SEG31<br>PG0/SEG32 to<br>PG7/SEG39<br>A <sub>VREF</sub> , A <sub>VSS</sub> ,<br>V <sub>DD</sub> , V <sub>SS</sub> | Clock 1MHz<br>0V for all pins excluding<br>measured pins |      | 10   | 20   | pF   |

- \*1) Common pins of PD0/SEG16 to PD7/SEG23, PF0/SEG24 to PF7/SEG31, PG0/SEG32 to PG7/SEG39, PD, PF and PG is the case when the common pin is selected as port; SEG16 to SEG39 is when the common pin is selected as segment output.
- \*2)  $\overline{RST}$  specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.
- \*3) Pins PA to PC, and PH specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected. (PE0 to PE4 specifies the leakage current.)
- \*4) When all output pins are left open.

AC Characteristics

(1) Clock timing

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V)

| Item                                       | Symbol      | Pin                                  | Conditions   | Min.                   | Typ.   | Max. | Unit |
|--|-------------|--------------------------------------|--|------------------------|--------|------|------|
| System clock frequency                     | fc          | XTAL1<br>EXTAL1                      | Fig. 1, Fig. 2   | 1                      |        | 10   | MHz  |
| System clock input pulse width             | tXL,<br>tXH | EXTAL1                               | Fig. 1, Fig. 2<br>external clock drive                         | 37.5                   |        |      | ns   |
| System clock input rise and fall time      | tCR,<br>tCF | EXTAL1                               | Fig. 1, Fig. 2<br>external clock drive                         |                        |        | 200  | ns   |
| System clock frequency                     | fc          | XTAL2<br>EXTAL2                      | VDD = 3.0 to 5.5V<br>Fig. 1, Fig. 2                            | 0.3                    | 0.5    | 0.7  | MHz  |
| System clock input pulse width             | tXL,<br>tXH | EXTAL2                               | VDD = 3.0 to 5.5V<br>Fig. 1, Fig. 2<br>external clock drive    | 450                    |        |      | ns   |
| System clock input rise and fall time      | tCR,<br>tCF | EXTAL2                               | VDD = 3.0 to 5.5V<br>Fig. 1, Fig. 2<br>external clock drive    |                        |        | 200  | ns   |
| Event count input clock pulse width        | tEH,<br>tEL | $\overline{EC0}$<br>$\overline{EC1}$ | Fig. 3   | t <sub>sys</sub> + 50* |        |      | ns   |
| Event count input clock rise and fall time | tER,<br>tEF | $\overline{EC0}$<br>$\overline{EC1}$ | Fig. 3   |                        |        | 20   | ms   |
| System clock frequency                     | fc          | TEX<br>TX                            | VDD = 2.7 to 5.5V<br>Fig. 2 (32kHz clock<br>applied condition) |                        | 32.768 |      | kHz  |
| Event count input clock input pulse width  | tTL,<br>tTH | TEX                                  | Fig. 3   | 10                     |        |      | μs   |
| Event count input clock rise and fall time | tTR,<br>tTF | TEX                                  | Fig. 3   |                        |        | 20   | ms   |

\* t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t<sub>sys</sub> (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11").

Fig. 1. Clock timing




Fig. 2. Clock applied conditions





Fig. 3. Event count clock timing



(2) Serial transfer (CH0)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V)


| Item   | Symbol     | Pin               | Conditions                                     | Min.         | Max.       | Unit |
|--|------------|-------------------|--|--------------|------------|------|
| $\overline{CS0} \downarrow \rightarrow \overline{SCK0}$ delay time     | tDCSK      | $\overline{SCK0}$ | Chip select transfer mode (SCK0 = output mode) |              | tsys + 200 | ns   |
| $\overline{CS0} \uparrow \rightarrow \overline{SCK0}$ float delay time | tDCSKF     | $\overline{SCK0}$ | Chip select transfer mode (SCK0 = output mode) |              | tsys + 200 | ns   |
| $\overline{CS0} \downarrow \rightarrow \overline{SO0}$ delay time      | tDCSO      | SO0               | Chip select transfer mode                      |              | tsys + 200 | ns   |
| $\overline{CS0} \uparrow \rightarrow \overline{SO0}$ float delay time  | tDCSOF     | SO0               | Chip select transfer mode                      |              | tsys + 200 | ns   |
| $\overline{CS0}$ high level width                                      | tWHCS      | $\overline{CS0}$  | Chip select transfer mode                      | tsys + 200   |            | ns   |
| $\overline{SCK0}$ cycle time   | tKCY       | $\overline{SCK0}$ | Input mode                                     | 2tsys + 200  |            | ns   |
|  |            |                   | Output mode                                    | 16000/fc     |            | ns   |
| $\overline{SCK0}$ high and low level widths                            | tKH<br>tKL | $\overline{SCK0}$ | Input mode                                     | tsys + 100   |            | ns   |
|  |            |                   | Output mode                                    | 8000/fc - 50 |            | ns   |
| SI0 input setup time (for $\overline{SCK0} \uparrow$ )                 | tSIK       | SI0               | $\overline{SCK0}$ input mode                   | 100          |            | ns   |
|  |            |                   | $\overline{SCK0}$ output mode                  | 200          |            | ns   |
| SI0 input hold time (for $\overline{SCK0} \uparrow$ )                  | tKSI       | SI0               | $\overline{SCK0}$ input mode                   | tsys + 200   |            | ns   |
|  |            |                   | $\overline{SCK0}$ output mode                  | 100          |            | ns   |
| $\overline{SCK0} \downarrow \rightarrow \overline{SO0}$ delay time     | tKSO       | SO0               | $\overline{SCK0}$ input mode                   |              | tsys + 200 | ns   |
|  |            |                   | $\overline{SCK0}$ output mode                  |              | 100        | ns   |

**Note 1)** tsys indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

tsys (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Note 2)** The load condition for the  $\overline{SCK0}$  output mode, SO0 output delay time is 50pF + 1TTL.

Fig. 4. Serial transfer CH0 timing




Serial Transfer (CH1)

( $T_a = -20$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$ )

| Item  | Symbol           | Pin                      | Conditions                           | Min.         | Max. | Unit |
|---|------------------|--------------------------|--------------------------------------|--------------|------|------|
| $\overline{\text{SCK1}}$ cycle time                                   | $t_{\text{KCY}}$ | $\overline{\text{SCK1}}$ | Input mode                           | 1000         |      | ns   |
|   |                  |                          | Output mode                          | 16000/fc     |      | ns   |
| $\overline{\text{SCK1}}$ high and low level widths                    | $t_{\text{KH}}$  | $\overline{\text{SCK1}}$ | input mode                           | 400          |      | ns   |
|   | $t_{\text{KL}}$  |                          | Output mode                          | 8000/fc - 50 |      | ns   |
| SI1 input setup time (for $\overline{\text{SCK1}} \uparrow$ )         | $t_{\text{SIK}}$ | SI1                      | $\overline{\text{SCK1}}$ input mode  | 100          |      | ns   |
|   |                  |                          | $\overline{\text{SCK1}}$ output mode | 200          |      | ns   |
| SI1 input hold time (for $\overline{\text{SCK1}} \uparrow$ )          | $t_{\text{KSI}}$ | SI1                      | $\overline{\text{SCK1}}$ input mode  | 200          |      | ns   |
|   |                  |                          | $\overline{\text{SCK1}}$ output mode | 100          |      | ns   |
| $\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$ delay time | $t_{\text{KSO}}$ | SO1                      | $\overline{\text{SCK1}}$ input mode  |              | 200  | ns   |
|   |                  |                          | $\overline{\text{SCK1}}$ output mode |              | 100  | ns   |

**Note)** The load condition for the  $\overline{\text{SCK1}}$  output mode, SO1 output delay time is  $50\text{pF} + 1\text{TTL}$ .

Fig. 5. Serial transfer CH1 timing




**(3) A/D converter characteristics**

( $T_a = -20$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

| Item                          | Symbol        | Pin            | Conditions  | Min.               | Typ. | Max.       | Unit          |
|-------------------------------|---------------|----------------|---|--------------------|------|------------|---------------|
| Resolution                    |               |                |   |                    |      | 8          | Bits          |
| Linearity error               |               |                | $T_a = 25^\circ\text{C}$<br>$V_{DD} = AV_{REF} = 5.0\text{V}$<br>$V_{SS} = AV_{SS} = 0\text{V}$ |                    |      | $\pm 3$    | LSB           |
| Zero transition voltage       | $V_{ZT}^{*1}$ |                |   | -10                | 10   | 70         | mV            |
| Full-scale transition voltage | $V_{FT}^{*2}$ |                |   | 4910               | 4970 | 5030       | mV            |
| Conversion time               | $t_{CONV}$    |                |   | $160/f_{ADC}^{*3}$ |      |            | $\mu\text{s}$ |
| Sampling time                 | $t_{SAMP}$    |                |   | $12/f_{ADC}^{*3}$  |      |            | $\mu\text{s}$ |
| Reference input voltage       | $V_{REF}$     | $AV_{REF}$     |   | $V_{DD} - 0.5$     |      | $V_{DD}$   | V             |
| Analog input voltage          | $V_{IAN}$     | $AN0$ to $AN7$ |   | 0                  |      | $AV_{REF}$ | V             |
| AVREF current                 | $I_{REF}$     | $AV_{REF}$     | Operation mode  |                    | 0.6  | 1.0        | mA            |
|                               | $I_{REFS}$    |                | SLEEP mode<br>STOP mode<br>32kHz operation mode   |                    |      | 10         | $\mu\text{A}$ |

**Fig. 6. Definition of A/D converter terms**



- \*1)  $V_{ZT}$ : Value at which the digital conversion value changes from 00H to 01H and vice versa.
- \*2)  $V_{FT}$ : Value at which the digital conversion value changes from FEH to FFH and vice versa.
- \*3)  $f_{ADC}$  indicates the below values due to the Bit 6 (CKS) of A/D control register (address: 00F9H) and the Bit 7 (PCK1) and Bit 6 (PCK0) of clock control register (address: 00FFH).

| PCK1, PCK0 \ CKS          | 0 ( $\phi/2$ selection)  | 1 ( $\phi$ selection) |
|---------------------------|--------------------------|-----------------------|
|                           | 00 ( $\phi = f_{EX}/2$ ) | $f_{ADC} = f_c/2$     |
| 01 ( $\phi = f_{EX}/4$ )  | $f_{ADC} = f_c/4$        | $f_{ADC} = f_c/2$     |
| 11 ( $\phi = f_{EX}/16$ ) | $f_{ADC} = f_c/16$       | $f_{ADC} = f_c/8$     |

(4) Interruption, reset input

( $T_a = -20$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$ )

| Item  | Syymbol              | Pin  | Conditions | Min.  | Max. | Unit          |
|---|----------------------|--|------------|-------|------|---------------|
| External interruption high and low level widths | $t_{IH}$<br>$t_{IL}$ | INT0<br>INT1<br>INT2<br>$\overline{\text{NMI/INT3}}$ |            | 1     |      | $\mu\text{s}$ |
| Reset input low level width                     | $t_{RSL}$            | $\overline{\text{RST}}$                              |            | 32/fc |      | $\mu\text{s}$ |

Fig. 7. Interruption input timing






Fig. 8.  $\overline{\text{RST}}$  input timing



Appendix

Fig. 9. SPC700 series recommended oscillation circuit





| Manufacturer           | Model        | fc (MHz) | C1 (pF) | C2 (pF) | Rd (Ω) | Circuit example |
|------------------------|--------------|----------|---------|---------|--------|-----------------|
| MURATA MFG CO., LTD.   | CSA4.19MG    | 4.19     | 30      | 30      | 0      | (i)             |
|                        | CSA8.00MG    | 8.00     |         |         |        |                 |
|                        | CSA10.0MT    | 10.00    |         |         |        |                 |
|                        | CST4.19MGW*  | 4.19     |         |         |        | (ii)            |
|                        | CST8.00MTW*  | 8.00     |         |         |        |                 |
|                        | CST10.00MTW* | 10.00    |         |         |        |                 |
| RIVER ELETEC CO., LTD. | HC-49/U03    | 4.19     | 15      | 15      | 2.2k   | (i)             |
|                        |              | 8.00     |         |         |        |                 |
|                        |              | 10.00    |         |         | 470    |                 |
| KINSEKI LTD.           | HC-49/U (-S) | 4.19     | 22      | 22      | 560    |                 |
|                        |              | 8.00     | 18      | 18      | 0      |                 |
|                        |              | 10.00    |         |         |        |                 |

Those marked with an asterisk (\*) signify types with built-in ground capacitance (C1, C2).

Mask Option Table

| Item                       | Content      |          |
|----------------------------|--------------|----------|
| Reset pin pull-up resistor | Non-existent | Existent |


Characteristics Curves



Package Outline

Unit : mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

|            |               |
|------------|---------------|
| SONY CODE  | QFP-100P-L01  |
| EIAJ CODE  | QFP100-P-1420 |
| JEDEC CODE |               |

|                  |                 |
|------------------|-----------------|
| PACKAGE MATERIAL | EPOXY RESIN     |
| LEAD TREATMENT   | SOLDER PLATING  |
| LEAD MATERIAL    | 42/COPPER ALLOY |
| PACKAGE MASS     | 1.7g            |

100PIN QFP (PLASTIC)



PACKAGE STRUCTURE

|            |               |
|------------|---------------|
| SONY CODE  | QFP-100P-L01  |
| EIAJ CODE  | QFP100-P-1420 |
| JEDEC CODE |               |


|                  |                 |
|------------------|-----------------|
| PACKAGE MATERIAL | EPOXY RESIN     |
| LEAD TREATMENT   | SOLDER PLATING  |
| LEAD MATERIAL    | 42/COPPER ALLOY |
| PACKAGE MASS     | 1.7g            |

LEAD PLATING SPECIFICATIONS

| ITEM               | SPEC.           |
|--------------------|-----------------|
| LEAD MATERIAL      | 42 ALLOY        |
| SOLDER COMPOSITION | Sn-Bi Bi:1-4wt% |
| PLATING THICKNESS  | 5-18μm          |

Package Outline


Unit : mm



|            |                     |
|------------|---------------------|
| SONY CODE  | LQFP-100P-L01       |
| EIAJ CODE  | P-LQFP100-14x14-0.5 |
| JEDEC CODE |                     |

PACKAGE STRUCTURE

|                  |                   |
|------------------|-------------------|
| PACKAGE MATERIAL | EPOXY RESIN       |
| LEAD TREATMENT   | SOLDER PLATING    |
| LEAD MATERIAL    | 42 / COPPER ALLOY |
| PACKAGE MASS     | 0.7g              |



|            |                     |
|------------|---------------------|
| SONY CODE  | LQFP-100P-L01       |
| EIAJ CODE  | P-LQFP100-14x14-0.5 |
| JEDEC CODE |                     |

PACKAGE STRUCTURE

|                  |                   |
|------------------|-------------------|
| PACKAGE MATERIAL | EPOXY RESIN       |
| LEAD TREATMENT   | SOLDER PLATING    |
| LEAD MATERIAL    | 42 / COPPER ALLOY |
| PACKAGE MASS     | 0.7g              |

LEAD PLATING SPECIFICATIONS

| ITEM               | SPEC.           |
|--------------------|-----------------|
| LEAD MATERIAL      | 42 ALLOY        |
| SOLDER COMPOSITION | Sn-Bi Bi:1-4wt% |
| PLATING THICKNESS  | 5-18μm          |