

FEATURES:

- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 1.8V Optimized
- 0.8V to 2.7V Operating Range
- Inputs/outputs tolerant up to 3.6V
- Output drivers: $\pm 8\text{mA}$ @ 1.8V
- Supports hot insertion
- Available in 96-ball LFBGA package

APPLICATIONS:

- high performance, low voltage communications systems
- high performance, low voltage computing systems

DESCRIPTION:


This 32-bit edge-triggered D-type flip-flop is built using advanced CMOS technology. The AUC32374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as four 8-bit flip-flops, two 16-bit flip-flops, or one 32-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs.

$\overline{\text{OE}}$ can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. $\overline{\text{OE}}$ does not affect the internal operation of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

This device is fully specified for partial power-down applications using IOFF . The IOFF circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{DD} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE


OCTOBER 2003

PINOUT CONFIGURATION

6	1D2	1D4	1D6	1D8	2D2	2D4	2D6	2D7	3D2	3D4	3D6	3D8	4D2	4D4	4D6	4D7
5	1D1	1D3	1D5	1D7	2D1	2D3	2D5	2D8	3D1	3D3	3D5	3D7	4D1	4D3	4D5	4D8
4	1CLK	GND	VCC	GND	GND	VCC	GND	2CLK	3CLK	GND	VCC	GND	GND	VCC	GND	4CLK
3	1OE	GND	VCC	GND	GND	VCC	GND	2OE	3OE	GND	VCC	GND	GND	VCC	GND	4OE
2	1Q1	1Q3	1Q5	1Q7	2Q1	2Q3	2Q5	2Q8	3Q1	3Q3	3Q5	3Q7	4Q1	4Q3	4Q5	4Q8
1	1Q2	1Q4	1Q6	1Q8	2Q2	2Q4	2Q6	2Q7	3Q2	3Q4	3Q6	3Q8	4Q2	4Q4	4Q6	4Q7
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

LFBGA
TOP VIEW

96 BALL LFBGA PACKAGE ATTRIBUTES



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND (all input and VDD terminals)	-0.5 to +3.6	V
VTERM	Terminal Voltage with Respect to GND (any I/O or Output terminals in high-impedance or power-off state)	-0.5 to +3.6	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	Continuous DC Output Current	±20	mA
IIK	Continuous Clamp Current, $V_I < 0$, or $V_I > V_{DD}$	±50	mA
IOK	Continuous Clamp Current, $V_O < 0$	-50	mA
IDD	Continuous Current through each VDD or GND	±100	mA
ISS			

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $F = 1.0\text{MHz}$, $V_{DD} = 2.5\text{V}$)

Symbol	Parameter	Conditions	Typ.	Max.	Unit
$C_{IN}^{(1)}$	Input Capacitance	$V_{IN} = 0\text{V}$	3		pF
$C_{OUT}^{(2)}$	Output Capacitance	$V_{OUT} = 0\text{V}$	5		pF
$C_I^{(3)}$	Input Port Capacitance	$V_{IN} = 0\text{V}$	3		pF

NOTES:

1. Applies to Control Inputs.
2. Applies to Data Outputs.
3. Applies to Data Inputs.

PIN DESCRIPTION

Pin Names	Description
xDX	Data Inputs
xCLK	Clock Inputs
xQx	3-State Outputs
xOE	3-State Output Enable Inputs (Active LOW)

FUNCTION TABLE (EACH FLIP-FLOP)⁽¹⁾

Inputs		Output	
xOE	xCLK	xDx	xQx
L	↑	H	H
L	↑	L	L
L	H or L	X	Q ⁽²⁾
H	X	X	Z

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
2. Level of Q before the indicated steady-state conditions were established.

RECOMMENDED OPERATING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{DD}	Supply Voltage		0.8	2.7	V
V _{IH}	Input HIGH Voltage Level	V _{DD} = 0.8V	V _{DD}	—	V
		V _{DD} = 1.1V to 1.3V	0.65 x V _{DD}	—	
		V _{DD} = 1.4V to 1.6V	0.65 x V _{DD}	—	
		V _{DD} = 1.65V to 1.95V	0.65 x V _{DD}	—	
		V _{DD} = 2.3V to 2.7V	1.7	—	
V _{IL}	Input LOW Voltage Level	V _{DD} = 0.8V	—	0	V
		V _{DD} = 1.1V to 1.3V	—	0.35 x V _{DD}	
		V _{DD} = 1.4V to 1.6V	—	0.35 x V _{DD}	
		V _{DD} = 1.65V to 1.95V	—	0.35 x V _{DD}	
		V _{DD} = 2.3V to 2.7V	—	0.7	
V _I	Input Voltage		0	2.7	V
V _O	Output Voltage	Active State	0	V _{DD}	V
		3-State	0	2.7	
I _{OH}	HIGH Level Output Current	V _{DD} = 0.8V	—	-0.7	mA
		V _{DD} = 1.1V	—	-3	
		V _{DD} = 1.4V	—	-5	
		V _{DD} = 1.65V	—	-8	
		V _{DD} = 2.3V	—	-9	
I _{OL}	LOW Level Output Current	V _{DD} = 0.8V	—	0.7	mA
		V _{DD} = 1.1V	—	3	
		V _{DD} = 1.4V	—	5	
		V _{DD} = 1.65V	—	8	
		V _{DD} = 2.3V	—	9	
Δt/Δv	Input Transition Rise or Fall Time		—	20	ns/V
T _A	Operating Free-Air Temperature		-40	+85	°C

NOTE:

1. All unused inputs of the device must be held at V_{DD} or GND to ensure proper operation.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Following Conditions Apply Unless Otherwise Specified:

Operating Conditions: T_A = -40°C to +85°C

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I _{IH}	Input HIGH or LOW Current	V _{DD} = 2.7V, V _I = V _{DD} or GND	—	—	±5	µA
I _{IL}	All Inputs		—	—	—	µA
I _{OFF}	Input/Output Power Off Leakage	V _{DD} = 0V, V _{IN} or V _O ≤ 2.7V	—	—	±10	µA
I _{OZH}	High Impedance Output Current (3-State Output Pins)	V _{DD} = 2.7V	V _O = V _{DD}	—	±10	µA
			V _O = GND	—	±10	
I _{DDL}	Quiescent Power Supply Current	V _{DD} = 0.8V to 2.7V V _{IN} = GND or V _{DD}	—	—	40	µA
I _{DDH}						
I _{DDZ}						

NOTE:

1. All unused inputs of the device must be held at V_{DD} or GND to ensure proper operation.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ.	Max.	Unit
VOH	Output HIGH Voltage	VDD = 0.8V - 2.7V	I _{OH} = -100µA	VDD - 0.1	—	—	V
		VDD = 0.8V	I _{OH} = -0.7mA	—	0.55	—	
		VDD = 1.1V ⁽²⁾	I _{OH} = -3mA	0.8	—	—	
		VDD = 1.4V ⁽³⁾	I _{OH} = -5mA	1	—	—	
		VDD = 1.65V ⁽⁴⁾	I _{OH} = -8mA	1.2	—	—	
		VDD = 2.3V ⁽⁵⁾	I _{OH} = -9mA	1.8	—	—	
VOL	Output LOW Voltage	VDD = 0.8V - 2.7V	I _{OL} = 100µA	—	—	0.2	V
		VDD = 0.8V	I _{OL} = 0.7mA	—	0.25	—	
		VDD = 1.1V ⁽²⁾	I _{OL} = 3mA	—	—	0.3	
		VDD = 1.4V ⁽³⁾	I _{OL} = 5mA	—	—	0.4	
		VDD = 1.65V ⁽⁴⁾	I _{OL} = 8mA	—	—	0.45	
		VDD = 2.3V ⁽⁵⁾	I _{OL} = 9mA	—	—	0.6	

NOTES:

1. V_{IL} and V_{IH} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS table for the appropriate V_{DD} range. T_A = -40°C to +85°C.
2. Demonstrates operation for nominal V_{DD} = 1.2V.
3. Demonstrates operation for nominal V_{DD} = 1.5V.
4. Demonstrates operation for nominal V_{DD} = 1.8V.
5. Demonstrates operation for nominal V_{DD} = 2.5V.

OPERATING CHARACTERISTICS, T_A = 25°C⁽¹⁾

Symbol	Parameter	Test Conditions	V _{DD} = 0.8V	V _{DD} = 1.2V	V _{DD} = 1.5V	V _{DD} = 1.8V	V _{DD} = 2.5V	Unit
CPD	Power Dissipation Capacitance ⁽²⁾ per Output, Outputs Enabled, 1 Output Switching	1 f _{DATA} = 5MHz 1 f _{CLK} = 10MHz f _{OUT} = 5MHz \overline{OE} = GND, C _L = 0pF	24	24	24.1	26.2	31.2	pF
CPD(Z)	Power Dissipation Capacitance per Output, Outputs Disabled, 1 Clock and 1 Data Switching	1 f _{DATA} = 5MHz 1 f _{CLK} = 10MHz f _{OUT} = not switching \overline{OE} = V _{DD} , C _L = 0pF	7.5	7.5	8	9.4	13.2	pF
CPD	Power Dissipation Capacitance ⁽³⁾ per Output, Outputs Disabled, Clock Only Switching	1 f _{DATA} = 0MHz 1 f _{CLK} = 10MHz f _{OUT} = not switching \overline{OE} = V _{DD} , C _L = 0pF	13.8	13.8	14	14.7	17.5	pF

NOTES:

1. Total device CPD for multiple (x) outputs switching and (n) clocks inputs switching = {x * CPD (each output)} + {n CPD (each clock)}.
2. CPD (each output). This is the CPD for each data bit where each input and output circuit is operating at 5MHz. The clock frequency is 10MHz and the numbers shown are minus the I_{DD} component.
3. CPD (each clock); this is the CPD for each clock circuit, operating at 10MHz.

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	$V_{DD} = 0.8V$	$V_{DD} = 1.2V \pm 0.1V$		$V_{DD} = 1.5V \pm 0.1V$		$V_{DD} = 1.8V \pm 0.15V$			$V_{DD} = 2.5V \pm 0.2V$		Unit
		Typ.	Min.	Max.	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
f_{MAX}		85	—	250	—	250	—	—	250	—	250	MHz
t_{PLH}	Propagation Delay x_{CLK} to x_{Qx}	7.3	1	4.5	0.8	2.9	0.7	1.5	2.8	0.7	2.2	ns
t_{PZH}	Output Enable Time x_{OE} to x_{Qx}	7	1.2	5.3	0.8	3.6	0.8	1.5	2.9	0.7	2.2	ns
t_{PHZ}	Output Disable Time x_{OE} to x_{Qx}	8.2	2	7.1	1	4.8	1.4	2.7	4.5	0.7	2.2	ns
t_{PLZ}												
f_{CLOCK}	Clock Frequency	85	250	—	250	—	250	—	—	250	—	MHz
t_{SU}	Set-up Time, Data before $CLK \uparrow$	1.4	0.8	—	0.7	—	0.6	—	—	0.4	—	ns
t_H	Hold Time, Data after $CLK \uparrow$	0.1	0.8	—	0.6	—	0.6	—	—	0.4	—	ns
t_W	Pulse Duration, CLK HIGH or LOW	5.9	1.9	—	1.9	—	1.9	—	—	1.9	—	ns


NOTE:

1. See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS⁽¹⁾

Symbol	$V_{DD} = 0.8V$	$V_{DD} = 1.2V \pm 0.1V$	$V_{DD} = 1.5V \pm 0.1V$	$V_{DD} = 1.8V \pm 0.15V$	$V_{DD} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	$2xV_{DD}$	$2xV_{DD}$	$2xV_{DD}$	$2xV_{DD}$	$2xV_{DD}$	V
V_T	$V_{DD}/2$	$V_{DD}/2$	$V_{DD}/2$	$V_{DD}/2$	$V_{DD}/2$	V
V_{LZ}	100	100	100	150	150	mV
V_{HZ}	100	100	100	150	150	mV
R_L	2	2	2	1	0.5	$K\Omega$
C_L	15	15	15	30	30	pF



Test Circuits for All Outputs

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{out} of the Pulse Generator.

NOTE:


1. Pulse Generator for All Pulses: Rate $\leq 10MHz$; slew rate $\geq 1V/ns$.

SWITCH POSITION


Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	GND
Disable High	
Enable High	Open
All Other Tests	



Pulse Width




Propagation Delay



NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times



Setup and Hold Times

ORDERING INFORMATION



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:

logichelp@idt.com
(408) 654-6459