



STL50N25N3LLH5

Dual N-channel 30 V, 0.006 Ω typ., 14.6 A PowerFLAT™ STripFET™ V Power MOSFET in 5x6 asymmetrical double island package

Datasheet — preliminary data

Features

Order code		V _{DSS}	R _{DS(on)} max.	I _D
STL50N25N3LLH5	Q ₁	30 V	< 0.0135 Ω	12 A
	Q ₂	30 V	< 0.0071 Ω	14.6 A

- R_{DS(on)} * Q_g industry benchmark
- Extremely low on-resistance R_{DS(on)}
- Very low switching gate charge
- High avalanche ruggedness
- Low gate drive power losses

Applications

- Switching applications

Description

This device is a dual N-channel Power MOSFET developed using STMicroelectronics' STripFET™V technology. The device has been optimized to achieve very low on-state resistance, contributing to an FOM that is among the best in its class.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STL50N25N3LLH5	50N25N3LLH5	PowerFLAT™5x6 asymmetrical double island	Tape and reel

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
2.1	Electrical characteristics (curves) for Q1	6
2.2	Electrical characteristics (curves) for Q2	8
3	Test circuits	10
4	Package mechanical data	11
5	Revision history	13

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Type	Value	Unit
V_{DS}	Drain-source voltage	Q ₁	30	V
		Q ₂	30	V
V_{GS}	Gate- source voltage	Q ₁	± 20	V
		Q ₂	± 20	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	Q ₁	25	A
		Q ₂	50	A
$I_D^{(1)}$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	Q ₁	15.6	A
		Q ₂	33	A
$I_D^{(2)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	Q ₁	12	A
		Q ₂	14.6	A
$I_D^{(2)}$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	Q ₁	7.5	A
		Q ₂	9.1	A
$I_{DM}^{(3)}$	Drain current (pulsed)	Q ₁	48	A
		Q ₂	58.4	A
$P_{TOT}^{(1)}$	Total dissipation at $T_C = 25^\circ\text{C}$	Q ₁	23	W
		Q ₂	50	W
$P_{TOT}^{(2)}$	Total dissipation at $T_C = 25^\circ\text{C}$	Q ₁	3.12	W
		Q ₂	3.12	W
$E_{AS}^{(4)}$	Single pulse avalanche energy		TBD	mJ

1. This value is accordingly R_{thj-c}
2. This value is accordingly $R_{thj-pcb}$
3. Pulse width limited by safe operating area
4. Starting $T_J = 25^\circ\text{C}$, $I_D = 7.5\text{ A}$

Table 3. Thermal data

Symbol	Parameter	Type	Value	Unit
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-ambient max		40	$^\circ\text{C/W}$
R_{thj-c}	Thermal resistance junction-case	Q ₁	5.5	$^\circ\text{C/W}$
		Q ₂	2.5	
T_J	Thermal operating junction-ambient		150	$^\circ\text{C}$
T_{stg}	Storage temperature		-55 to 150	$^\circ\text{C}$

1. When mounted on FR-4 board of 1inch², 2oz Cu, $t < 10\text{ sec}$

2 Electrical characteristics

($T_{CASE}=25^{\circ}C$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Type	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown voltage	$I_D = 250 \mu A, V_{GS} = 0$	Q ₁	30			V
			Q ₂	30			V
I_{DSS}	Zero gate voltage Drain current ($V_{GS} = 0$)	$V_{DS} = 30 V$	Q ₁			1	μA
			Q ₂			1	μA
I_{DSS}	Zero gate voltage Drain current ($V_{GS} = 0$)	$V_{DS} = 30 V, T_C = 125^{\circ}C$	Q ₁			10	μA
			Q ₂			10	μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 V$	Q ₁			± 100	nA
			Q ₂			± 100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS},$ $I_D = 250 \mu A$	Q ₁	1			V
			Q ₂	1			V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10 V, I_D = 6 A$ $V_{GS} = 10 V, I_D = 7.3 A$	Q ₁		0.0126	0.0135	Ω
			Q ₂		0.006	0.0071	Ω
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 4.5 V, I_D = 6 A$ $V_{GS} = 4.5 V, I_D = 7.3 A$	Q ₁		0.0166	0.0175	Ω
			Q ₂		0.0072	0.008	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Type	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance		Q ₁	-	724	-	pF
			Q ₂	-	1500	-	pF
C_{oss}	Output capacitance	$V_{DS} = 25 V, f = 1 MHz,$ $V_{GS} = 0$	Q ₁	-	132	-	pF
			Q ₂	-	295	-	pF
C_{rss}	Reverse transfer capacitance		Q ₁	-	20	-	pF
			Q ₂	-	39	-	pF
Q_g	Total gate charge		Q ₁	-	5	-	nC
			Q ₂	-	12	-	nC
Q_{gs}	Gate-source charge	$V_{DD} = 15 V, I_D = 12 A,$ $V_{GS} = 4.5 V$ <i>(see Figure 25)</i>	Q ₁	-	2	-	nC
			Q ₂	-	4	-	nC
Q_{gd}	Gate-drain charge		Q ₁	-	2	-	nC
			Q ₂	-	4.7	-	nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Type	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD}=15\text{ V}$, $I_D=6\text{ A}$, $R_G=4.7\ \Omega$	Q ₁		4		ns
t_r	Rise time		Q ₂	-	9.3	-	ns
			Q ₁		42		ns
			Q ₂		14.5		ns
$t_{d(off)}$	Turn-off delay time	$V_{GS}=4.5\text{ V}$ (see Figure 29)	Q ₁		2.1		ns
t_f	Fall time		Q ₂	-	22.7	-	ns
			Q ₁		3.5		ns
			Q ₂		4.5		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Type	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current	$V_{DD}=15\text{ V}$, $I_D=6\text{ A}$ $R_G=4.7\ \Omega$	Q ₁	-		12	A
			Q ₂			14.6	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)	$V_{GS}=4.5\text{ V}$	Q ₁	-		48	A
			Q ₂			58.4	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=12\text{ A}$, $V_{GS}=0$	Q ₁	-		1.1	V
			Q ₂			1.1	V
t_{rr}	Reverse recovery time	$I_{SD}=12\text{ A}$, $V_{DD}=15\text{ V}$ $di/dt=100\text{ A}/\mu\text{s}$, $T_j=150^\circ\text{C}$ (see Figure 29)	Q ₁		21		ns
Q_{rr}	Reverse recovery charge		Q ₂		25		ns
			Q ₁	-	10		nC
			Q ₂		17.5		nC
I_{RRM}	Reverse recovery current		Q ₁		1.0		A
			Q ₂		1.4		A

1. Pulse width limited by safe operating area.
2. Pulsed: Pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves) for Q1

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Normalized B_VDSS vs temperature




Figure 7. Static drain-source on-resistance




Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs temperature Figure 11. Normalized on-resistance vs temperature





Figure 12. Source-drain diode forward characteristics



2.2 Electrical characteristics (curves) for Q2

Figure 13. Safe operating area




Figure 14. Thermal impedance




Figure 15. Output characteristics




Figure 16. Transfer characteristics




Figure 17. Normalized $B_{V_{DS}}$ vs temperature




Figure 18. Static drain-source on-resistance




Figure 19. Gate charge vs gate-source voltage Figure 20. Capacitance variations




Figure 21. Normalized gate threshold voltage vs temperature Figure 22. Normalized on-resistance vs temperature






Figure 23. Source-drain diode forward characteristics




3 Test circuits

Figure 24. Switching times test circuit for resistive load




AM01468v1

Figure 25. Gate charge test circuit




AM01469v1

Figure 26. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 27. Unclamped inductive load test circuit




AM01471v1

Figure 28. Unclamped inductive waveform



AM01472v1

Figure 29. Switching time waveform



AM01473v1

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 8. PowerFLAT™ 5x6 asymmetrical double island dimitions

Dim.	mm		
	Min.	Typ.	Max.
A	0.77		0.97
A1			0.03
b	0.42		0.52
D	4.90	5.00'	5.10
D2	2.40		2.60
E	5.90	6.00	6.10
E2	2.90		3.10
e		1.27	
L	0.40		0.60

Figure 30. Package drawing





Figure 31. Recommended footprint (dimensions are in mm)



5 Revision history

Table 9. Document revision history

Date	Revision	Changes
18-Oct-2012	1	First release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com