### **Philips Components**

Data sheet				
Preliminary specification				
November 1990				

# TDE8715D 8-bit high-speed analog-to-digital converter

#### **FEATURES**

- · 8-bit resolution
- Sampling rate up to 50 MHz
- High signal-to-noise ratio over a large analog input frequency range (7.5 effective bits at 4.43 MHz fullscale input at a 50 MHz clock frequency)
- ECL (10KH family) compatible digital inputs and outputs
- Overflow/underflow ECL output
- Low-level AC clock input signal allowed
- Power dissipation only 325 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- No sample and hold circuit required

#### **APPLICATIONS**

- High-speed analog-to-digital conversion for:
  - video data digitizing
  - radar pulse analysis
  - transient signal analysis
  - high energy physics research
  - ΣΔ modulators
  - medical imaging

#### **DESCRIPTION**

The TDE8715D is a monolithic bipolar 8-bit high-speed analog-to-digital converter (ADC) for professional video and other applications. The operating temperature range is 55 °C up to 125 °C It converts the analog input signal into 8-bit binary-coded digital words at a maximum sampling rate of 50 MHz. All digital inputs and outputs are 10 KH ECL compatible.

### **ORDERING INFORMATION**

EXTENDED		PACH	KAGE	
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE
TDE8715D	18	DIL	ceramic (cerdip)	SOT 133BH3

# **Philips Components**





**TDE8715D** 


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>EEA</sub>	analog supply voltage		-4.95	-5.2	-5.45	V
V <sub>EED</sub>	digital supply voltage		-4.95	-5.2	-5.45	V
I <sub>EEA</sub>	analog supply current		-	20	25	mA
I <sub>EED</sub>	digital supply current	see note	-	52	60	mA
ILE	DC integral linearity error		-	± 0.4	± 0.75	LSB
DLE	DC differential linearity error		-	± 0.25	± 0.5	LSB
EB	effective bits (f <sub>i</sub> = 4.43 MHz)	f <sub>CLK</sub> = 50 MHz	-	7.2	-	bits
fclk/fclk	maximum clock frequency		50	-	-	MHz
T <sub>amb</sub>	operating ambient temperature range		-55	-	+125	°C
P <sub>tot</sub>	total power dissipation	see note	-	325	425	mW

## Note to the Quick Reference Data


All digital outputs connected to  $V_{EED}$  via 2.2  $k\Omega$  resistors.

## **TDE8715D**



## **TDE8715D**

## **PIN CONFIGURATION**



## **PINNING**

SYMBOL	PIN	DESCRIPTION		
D1	1	data output, bit 1		
D0	2	data output, bit 0 (LSB)		
V <sub>EEA</sub>	3	analog negative supply voltage (-5.2 V)		
$V_{RB}$	4	reference voltage bottom input		
AGND	5	analog ground		
VI	6	analog voltage input		
V <sub>RT</sub>	7	reference voltage top input		
O/UF	8	overflow/underflow data output		
D7	9	data output, bit 7(MSB)		
D6	10	data output, bit 6		
D5	11	data output, bit 5		
D4	12	data output, bit 4		
CLK	13	clock input		
CLK	14	complementary clock input		
DGND	15	digital ground		
V <sub>EED</sub>	16	digital negative supply voltage (-5.2 V)		
D3	17	data output, bit 3		
D2	18	data output, bit 2		

**TDE8715D** 

#### **LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
VEEA	analog supply voltage range		-7	0.3	V
VEED	digital supply voltage range		-7	0.3	V
V <sub>VI</sub>	input voltage range		<b>-</b> 7	0.3	V
V <sub>CLK</sub> / V <sub>CLK</sub>	AC input voltage for switching (peak-to-peak value)	see note	-	2.0	V
lo	output current		-15	+10	mA
T <sub>stg</sub>	storage temperature range		-55	+150	°C
Tamb	operating ambient temperature range		-55	+125	°C
Ti	junction temperature		-	+175	°C

### Note to the Ratings

The circuit has two clock inputs CLK and  $\overline{\text{CLK}}$ . There are two modes of operation:

- Differential drive modes; When driving the CLK input and the CLK input directly with two complementary ECL signals imposed on a DC level of -1.3 V, sampling takes place on the LOW-to-HIGH transition of the clock signal.
- Asymmetrical drive modes; When driving the CLK input directly with a ECL signal or a sinewave signal imposed on a DC level of -1.3 V, sampling takes place on the LOW-to-HIGH transition of the clock signal.
- When driving the CLK input with a ECL signal only (Asymmetrical drive modes), it is recommended to decouple the CLK input to DGND with a capacitor and connected to V<sub>EED</sub> by a 150 kΩ resistor.

### THERMAL RESISTANCE

SYMBOL	PACKAGE	TYP.	UNIT
R <sub>th j-a</sub>	SOT133BH3	+75	K/W

### **HANDLING**

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

**TDE8715D** 

## **CHARACTERISTICS**

 $V_{EEA} = V_3 - V_5 = -4.95$  V to -5.45 V;  $V_{EED} = V_{16} - V_{15} = -4.95$  V to -5.45 V; AGND and DGND shorted together;  $T_{amb} = -55$  °C to +125 °C; unless otherwise specified (typical values measured at  $V_{EEA} = -5.2$ V;  $V_{EED} = -5.2$  V and  $T_{amb} = 25$  °C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies	•			•		
V <sub>EEA</sub>	analog supply voltage		-4.95	-5.2	-5.45	V
V <sub>EED</sub>	digital supply voltage		-4.95	-5.2	-5.45	V
I <sub>EEA</sub>	analog supply current		-	20	25	mA
I <sub>EED</sub>	digital supply current	note 5	-	52	60	mA
$\Delta V_{EE}$	supply voltage difference VEEA - VEED		-0.5	0	+0.5	V
Reference volt	ages for the resistor ladder					
V <sub>RB</sub>	reference voltage LOW		-3.4	-3.1	-2.8	V
V <sub>RT</sub>	reference voltage HIGH		-1.0	-0.6	-0.4	V
V <sub>ref</sub>	differential reference voltage V <sub>RT</sub> -V <sub>RB</sub>		2.4	2.5	-	V
I <sub>ref</sub>	reference current		-	12.6	-	mA
RLAD	resistor ladder		-	200	-	Ω
R <sub>TLC</sub>	temperature coefficient of the ladder		-	0.24	-	Ω/°C
V <sub>OB</sub>	voltage offset bottom	note 6	-	317	-	mV
V <sub>OBTC</sub>	voltage offset bottom temperature coefficient	note 6	-	0.1	-	mV/°C
V <sub>OT</sub>	voltage offset top	note 6	-	174	-	mV
V <sub>ОПС</sub>	voltage offset top temperature coefficient	note 6	-	-0.3	-	mV/°C

## **TDE8715D**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Inputs CLOCK INPUT	CLK (note 1)					
V <sub>IL</sub>	input voltage LOW		-1.85	-1.77	-1.65	V
V <sub>IH</sub>	input voltage HIGH		-0.96	-0.88	-0.81	V
I <sub>IL</sub>	input current LOW	V <sub>CLK</sub> = -1.77 V	-	-240	-	μА
I <sub>IH</sub>	input current HIGH	V <sub>CLK</sub> = -0.88 V	-	-14	] -	μА
Ri	input resistance	f <sub>CLK</sub> = 10 MHz	-	7.0	-	kΩ
		f <sub>CLK</sub> = 50 MHz	-	3.5	-	kΩ
Ci	input capacitance	f <sub>CLK</sub> = 10 MHz	-	1.8	-	pF
		f <sub>CLK</sub> = 50 MHz	_	1.55	-	pF
CLOCK INPUT	CLK (note 1)					•
V <sub>IL</sub>	input voltage LOW		-1.85	-1.77	-1.65	V
V <sub>IH</sub>	input voltage HIGH		-0.96	-0.88	-0.81	V
I <sub>IL</sub>	input current LOW	V <sub>CLK</sub> = -1.77 V	-	-140	-	μА
l <sub>IH</sub>	input current HIGH	V <sub>CLK</sub> = -0.88 V	-	75	-	μΑ
Ri	input resistance	f <sub>CLK</sub> = 10 MHz	-	9.3	-	kΩ
		f <sub>CLK</sub> = 50 MHz	-	4.5	-	kΩ
Ci	input capacitance	f <sub>CLK</sub> = 10 MHz	-	2.6	1-	pF
		f <sub>CLK</sub> = 50 MHz	-	2.4	-	pF
V <sub>CLK(p-p)</sub> – V <sub>CLK(p-p)</sub>	AC input voltage for switching (peak-to-peak value)		0.5	0.9	1.1	V
	with $V_{RB} = -3.1 \text{ V}$ and $V_{RT} = -0.6 \text{ V}$ )					
I <sub>IL</sub>	input current LOW	data output 00	-	0	-	μА
liH	input current HIGH	data output FF	-	120	-	μА
Ri	input resistance	f <sub>i</sub> = 1 MHz	-	9.4	-	kΩ
Ci	input capacitance	f <sub>i</sub> = 1 MHz	-	13.7	20	pF

## **TDE8715D**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Outputs DIGITAL OUTPU	JTS (D7 - D0 and 0/UF) (Digital 10KH E0	CL outputs)	•			
V <sub>OL</sub>	output voltage LOW	T <sub>amb</sub> = 25 °C	-1.9	-1.77	-1.65	٧
V <sub>OH</sub>	output voltage HIGH	T <sub>amb</sub> = 25 °C	-0.96	-0.88	-0.81	٧
loL	output current LOW		-	1.8	4	mA
Гон	output current HIGH		-	1.8	4	mA
Switching char	acteristics					
fclk/fclk	maximum clock frequency		50	-	-	MHz
Analog signal p	processing (f <sub>CLK</sub> = 50 MHz)					
В	-3 dB bandwidth	note 2	-	20.5	-	MHz
G <sub>d</sub>	differential gain	note 3	-	0.3	2.0	%
фа	differential phase	note 3	-	0.4	1.5	deg
f <sub>1</sub>	fundamental harmonics (full-scale)	f <sub>i</sub> = 4.43 MHz	0	0	0	dB
F <sub>even</sub>	even harmonics (full-scale)	f <sub>i</sub> = 4.43 MHz	-	-60	-	dB
F <sub>odd</sub>	odd harmonics (full-scale)	f <sub>i</sub> = 4.43 MHz	-	-50	-	dB
Transfer functi	on (f <sub>CLK</sub> = 50 MHz)					
ILE	DC integral linearity error		-	-	± 0.75	LSB
DLE	DC differential linearity error		-	-	± 0.5	LSB
AILE	AC integral linearity error	note 4	-	± 0.75	-	LSB
EB	effective bits f <sub>i</sub> = 600 kHz	f <sub>CLK</sub> = 20 MHz	-	7.8	-	bits
EB	effective bits f <sub>i</sub> = 4.43 MHz	f <sub>CLK</sub> = 50 MHz	-	7.2	-	bits
EB	effective bits f <sub>i</sub> = 7 MHz	f <sub>CLK</sub> = 50 MHz	-	6.9	T -	bits
Timing (note 7;	see Fig. 3)					
t <sub>dS</sub>	sampling delay		-	1	3	ns
t <sub>HD</sub>	output hold time		3	4	-	ns
t <sub>dLH</sub>	output delay time	LOW-to-HIGH transition	4	5	8	ns
t <sub>dHL</sub>	output delay time	HIGH-to-LOW transition	6	7	10	ns

8

**TDE8715D** 


#### Notes to the characteristics

- 1. The circuit has two clock inputs CLK and CLK. There are two modes of operation:
- Differential drive modes; When driving the CLK input and the CLK input directly with two complementary ECL signals imposed on a DC level of -1.3 V, sampling takes place on the LOW-to-HIGH transition of the clock signal.
- Asymmetrical drive modes; When driving the CLK input directly with a ECL signal or a sinewave signal imposed on a
  DC level of -1.3 V, sampling takes place on the LOW-to-HIGH transition of the clock signal.
- When driving the CLK input with a ECL signal only (Asymmetrical drive modes), it is recommended to decouple the CLK input to DGND with a capacitor and connected to V<sub>EED</sub> by a 150 kΩ resistor.
- 2. The -3 dB bandwidth is determined by the 3 dB reduction in the reconstructed output (full-scale signal at the input).
- 3. Low frequency ramp signal  $(V_{VI(p-p)} = 1.8 \text{ V} \text{ and } f_i = 15 \text{ kHz})$  combined with a sinewave input voltage  $(V_{VI(p-p)} = 0.5 \text{ V}, f_i = 4.43 \text{ MHz})$  at the input.
- 4. Full-scale sinewave ( $f_i = 4.43 \text{ MHz}$ ;  $f_{CLK}/f_{\overline{CLK}} = 50 \text{ MHz}$ ).
- 5. All digital outputs connected to  $V_{EED}$  via 2.2 k $\Omega$  resistors.
- 6. Analog input voltages producing code 00 up to and including FF
- V<sub>OB</sub> (voltage offset bottom) is the difference between the analog input which produces data equal to 00 and the reference voltage bottom (V<sub>BB</sub>) at T<sub>amb</sub> = 25 °C.
- V<sub>OBTC</sub> (voltage offset bottom temperature coefficient) is the dependence of V<sub>OB</sub> with temperature.
- V<sub>OT</sub> (voltage offset top) is the difference between V<sub>RT</sub> (reference voltage top) and the analog input which produces data outputs equal to FF, at T<sub>amb</sub> = 25 °C.
- V<sub>OTTC</sub> (voltage offset top temperature coefficient) is the dependence of V<sub>OT</sub> with temperature.
- 7. Output data acquisition
- $\bullet\,$  Output data is available after the maximum delay of  $t_{dHL}$  and  $t_{dLH}.$
- Output data is fully stable during the low level of the clock. Thus it is recommended that acquisition of this data is made after the falling edge of the clock, instead of after the maximum (t<sub>dHL</sub>, t<sub>dLH</sub>).

**TDE8715D** 


**Table 1** Output coding and input voltage (typical values;  $V_{RB} = -3.1 \text{ V}$ ;  $V_{RT} = -0.6 \text{ V}$  and  $V_{VI}$  referenced to AGND)


STEP	Vvi	O/UF			BINA	RY OL	JTPU	T BITS	6	
			D7	D6	D5	D4	D3	D2	D1	D0
underflow	<-2.789	1	0	0	0	0	0	0	0	0
0	-2.783	0	0	0	0	0	0	0	0	0
1	-2.775	0	0	0	0	0	0	0	0	1
254		0	1	1	1	1	1	1	1	0
255	-0.774	0	1	1	1	1	1	1	1	1
overflow	>-0.770	1	1	1	1	1	1	1	1	1





## **TDE8715D**

## **INTERNAL PIN CONFIGURATIONS**










## **TDE8715D**

### **APPLICATION INFORMATION**




### **Notes to Fig.8**

- All resistors have a value of 2.2 k $\Omega$ ; all capacitors have a value of 100 nF  $\,$  .
- Analog and digital supplies should be separated and decoupled.
- The external voltage regulator must be build in such a way that a good supply voltage ripple rejection is achieved with respect to the LSB value.
- $V_{EEA} = V_{EED} = -5.2 \text{ V}$ ;  $V_{RB} = -3.1 \text{ V}$ ;  $V_{RT} = -0.6 \text{ V}$ .

## **TDE8715D**

### PACKAGE OUTLINE



**TDE8715D** 

#### **SOLDERING**

### Plastic dual in-line packages

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been preheated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS (BY HAND)

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

November 1990

**TDE8715D** 

#### **DEFINITIONS**

Data sheet status					
This data sheet contains target or goal specifications for product development.					
This data sheet contains preliminary data; supplementary data may be published later.					
This data sheet contains final product specifications.					
_					

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### © Philips Export B.V. 1990

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

9397 290 30011