

# MX25UM51245G



# **Contents**

1. FEATU	JRES	4
2. GENEI	RAL DESCRIPTION	6
	Table 1. Operating Frequency Comparison	6
3. PIN CO	ONFIGURATIONS	7
4. PIN DE	ESCRIPTION	7
5. BLOCI	K DIAGRAM	8
	PROTECTION	
7. Memoi	ry Organization	10
	Table 2. Memory Organization	10
	Table 3. Protected Area Sizes	11
	Table 4. 4K-bit Secured OTP Definition	
8. DEVIC	E OPERATION	13
9. COMM	IAND DESCRIPTION	15
	Table 5. SPI Command Set	15
	Table 6. OPI Command Set	18
9-1.	Status Register	22
9-2.	Configuration Register	23
9-3.	Configuration Register 2	24
9-4.	Security Register	
	Table 7. Security Register Definition	
9-5.	Write Enable (WREN)	
9-6.	Write Disable (WRDI)	
9-7.	Read Identification (RDID)	
	Table 8. ID Definitions	
9-8.	Read Status Register (RDSR)	
9-9.	Read Configuration Register (RDCR)	
9-10.	Write Status Register (WRSR) / Write Configuration Register (WRCR)	
9-11.		
9-12.		
9-13.	Read Security Register (RDSCUR)	
9-14. 9-15.	, , ,	
9-15. 9-16.		
	OCTA Read Mode (8READ)	
9-17. 9-18.		
9-19.	,	
9-20.		
9-21.		
9-22.		
9-23.	. ,	
9-24.		
9-25.	Page Program (PP)	54



9-2	26. Deep Power-down (DP)	56
9-2	27. Release from Deep Power-down (RDP)	57
9-2	28. Enter Secured OTP (ENSO)	58
9-2	29. Exit Secured OTP (EXSO)	58
9-3	30. Individual Sector Protection	59
9-3	31. Program/Erase Suspend/Resume	66
9-3	32. Erase Suspend	66
9-3	33. Program Suspend	66
9-3	34. Write-Resume	
9-3		
	36. Software Reset (Reset-Enable (RSTEN) and Reset (RST))	
9-3	37. Read SFDP Mode (RDSFDP)	
	Table 9. Signature and Parameter Identification Data Values (TBD)	
10. RE	SET	
	Table 10. Reset Timing-(Power On)	72
	Table 11. Reset Timing-(Other Operation)	72
11. PO	WER-ON STATE	73
	WER-ON STATEECTRICAL SPECIFICATIONS	
		74
	ECTRICAL SPECIFICATIONS	<b>74</b>
	Table 12. ABSOLUTE MAXIMUM RATINGS	<b>74</b> 74 74
	Table 12. ABSOLUTE MAXIMUM RATINGS	74 74 74
12. EL	Table 12. ABSOLUTE MAXIMUM RATINGS  Table 13. CAPACITANCE TA = 25°C, f = 1.0 MHz  Table 14. DC CHARACTERISTICS	
12. EL	Table 12. ABSOLUTE MAXIMUM RATINGS	74 74 76 77
12. EL 13. OP	Table 12. ABSOLUTE MAXIMUM RATINGS  Table 13. CAPACITANCE TA = 25°C, f = 1.0 MHz  Table 14. DC CHARACTERISTICS  Table 15. AC CHARACTERISTICS	
<b>12. EL 13. OP</b>	Table 12. ABSOLUTE MAXIMUM RATINGS	
12. EL 13. OP 13- 14. ER	Table 12. ABSOLUTE MAXIMUM RATINGS  Table 13. CAPACITANCE TA = 25°C, f = 1.0 MHz  Table 14. DC CHARACTERISTICS  Table 15. AC CHARACTERISTICS  PERATING CONDITIONS  Table 16. Power-Up/Down Voltage and Timing  -1. INITIAL DELIVERY STATE	
13. OP 13. 14. ER 15. DA	Table 12. ABSOLUTE MAXIMUM RATINGS Table 13. CAPACITANCE TA = 25°C, f = 1.0 MHz Table 14. DC CHARACTERISTICS Table 15. AC CHARACTERISTICS PERATING CONDITIONS Table 16. Power-Up/Down Voltage and Timing -1. INITIAL DELIVERY STATE	
13. OP 13. 14. ER 15. DA 16. LA	Table 12. ABSOLUTE MAXIMUM RATINGS Table 13. CAPACITANCE TA = 25°C, f = 1.0 MHz Table 14. DC CHARACTERISTICS Table 15. AC CHARACTERISTICS PERATING CONDITIONS Table 16. Power-Up/Down Voltage and Timing -1. INITIAL DELIVERY STATE CASE AND PROGRAMMING PERFORMANCE	
13. OP 13- 14. ER 15. DA 16. LA 17. OR	Table 12. ABSOLUTE MAXIMUM RATINGS Table 13. CAPACITANCE TA = 25°C, f = 1.0 MHz Table 14. DC CHARACTERISTICS Table 15. AC CHARACTERISTICS PERATING CONDITIONS Table 16. Power-Up/Down Voltage and Timing -1. INITIAL DELIVERY STATE CASE AND PROGRAMMING PERFORMANCE STA RETENTION TCH-UP CHARACTERISTICS	747476777981818282



# 1.8V 512M-BIT [x 1/x 8] CMOS MXSMIO® (SERIAL MULTI I/O) FLASH MEMORY

#### 1. FEATURES

#### **GENERAL**

- Supports Serial Peripheral Interface -- Mode 0
- · Single Power Supply Operation
  - 1.7 to 2.0 volt for read, erase, and program operations
- 512Mb: 536,870,912 x 1 bit structure or 67,108,846 x 8 bits (Octa I/O mode) structure
- Protocol Support
  - Single I/O and Octa I/O
- Latch-up protected to 100mA from -1V to Vcc +1V
- Low Vcc write inhibit is from 1.0V to 1.4V
- · Fast frequency support
  - Support clock frequency up to
    - Single I/O mode: 133MHz
    - Octa I/O mode: 200MHz
  - Configurable dummy cycle number for OPI read operation
- · Octa Peripheral Interface (OPI) available
- Equal Sectors with 4K byte each, or Equal Blocks with 64K byte each
  - Any Block can be erased individually
- · Programming:
  - 256byte page buffer
  - Octa Input/Output page program to enhance program performance
- Typical 100,000 erase/program cycles
- · 20 years data retention

#### **SOFTWARE FEATURES**

- Input Data Format
  - 2-byte Command code
- Advanced Security Features
  - Block lock protection

The BP0-BP3 and T/B status bits define the size of the area to be protected against program and erase instructions

- Individual Sector Protection (Solid Protect)
- Additional 4K bit security OTP
  - Features unique identifier
  - Factory locked identifiable, and customer lockable
- Command Reset
- · Program/Erase Suspend and Resume operation
- · Electronic Identification
  - JEDEC 1-byte manufacturer ID and 2-byte device ID
- · Support Serial Flash Discoverable Parameters (SFDP) mode



#### **HARDWARE FEATURES**

- SCLK Input
  - Serial clock input
- SIO0 SIO7
  - Serial Data Input or Serial Data Output
- DQS
  - Data strobe signal
- RESET#
  - Hardware Reset pin
- PACKAGE
  - -24-Ball BGA (5x5 ball array)
  - -All devices are RoHS Compliant and Halogen Free.



#### 2. GENERAL DESCRIPTION

MX25UM51245G is 512Mb bits serial Flash memory, which is configured as 67,108,864 x 8 internally. MX25UM51245G feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

The MX25UM51245G MXSMIO<sup>®</sup> (Serial Multi I/O) provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis for erase command is executed on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

When the device is not in operation and CS# is high, it is put in standby mode.

The MX25UM51245G utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

**Table 1. Operating Frequency Comparison** 

		Numbers of Dummy Cycle						
	6	8	10	12	14	16	18	20
Octa I/O STR (MHz)	66	84	104	104	133	166	166	200*
Octa I/O DTR (MHz)	66	84	104	104	133	166	166	200*

Notes: \* means default status



### 3. PIN CONFIGURATIONS

### 24-BALL BGA (5x5 ball array)

		1	2		3		4		5	
Α			() NC	(	NC	( RE	SET#	(	NC	
В	()	ić)	(()) SCLK	(	GND	( V	rcc )	(	NC	
С	VS	SSQ	( ) CS#	( [	( ) DQS	Ś	() () ()	(	NC	
D	() V	) CCQ	(()) SIO1	, S	SIO0	( S	() ()	Ś	lO4	
E	S	() ()	sìó6	, S	SÌÓ5	(	(Ĉ) ĈĆQ	( V	SSQ	

### 4. PIN DESCRIPTION


SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for 8xI/O read mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for 8xI/O read mode)
SCLK	Clock Input
SIO2-SIO7	Serial Data Input & Output (for 8xI/O read mode)
RESET#	Hardware Reset Pin Active lowNote 1
VCC	+ 1.8V Power Supply
VCCQ	IO Buffer Power Supply
GND	Ground
VSSQ	IO Ground Supply
DQS	Data Strobe Signal
NC	No Connection

#### Notes:

1. RESET# pin has internal pull up.



#### 5. BLOCK DIAGRAM





#### 6. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Valid command length (SPI Mode) or command/command# combination (OPI Mode) will be check.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data.
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES), and softreset command.



### 7. Memory Organization

### **Table 2. Memory Organization**

Block(64K-byte)	Sector	Address	s Range
	16383	3FFF000h	3FFFFFFh
	:	:	:
1023	16376	3FF8000h	3FF8FFFh
1020	16375	3FF7000h	3FF7FFFh
	:		:
	16368	3FF0000h	3FF0FFFh
	16367	3FEF000h	3FEFFFFh
		i	i i
1022	16360	3FE8000h	3FE8FFFh
1022	16359	3FE7000h	3FE7FFFh
		i	i i
	16352	3FE0000h	3FE0FFFh
	16351	3FDF000h	3FDFFFFh
		i	i i
1021	16344	3FD8000h	3FD8FFFh
1021	16343	3FD7000h	3FD7FFFh
		:	:
	16336	3FD0000h	3FD0FFFh



	47	002F000h	002FFFFh
2	40	0028000h	0028FFFh
_	39	027000h	0027FFFh
	:	:	:
	32	0020000h	0020FFFh
	31	001F000h	001FFFFh
	:	:	1
1	24	0018000h	0018FFFh
'	23	0017000h	0017FFFh
	:	:	:
	16	0010000h	0010FFFh
	15	000F000h	000FFFFh
	:	:	:
	8	0008000h	0008FFFh
0	7	0007000h	0007FFFh
	:	:	:
	0	0000000h	0000FFFh



#### I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0 and T/B) bits to allow part of memory to be protected as read only. The protected area definition is shown as *Table 3* Protected Area Sizes, the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.

**Table 3. Protected Area Sizes** 

#### Protected Area Sizes (T/B bit = 0)

	Statu	ıs bit		Protect Level			
BP3	BP2	BP1	BP0	512Mb			
0	0	0	0	0 (none)			
0	0	0	1	1 (1 block, protected block 1023rd)			
0	0	1	0	2 (2 blocks, protected block 1022nd~1023rd)			
0	0	1	1	3 (4 blocks, protected block 1020th~1023rd)			
0	1	0	0	4 (8 blocks, protected block 1016th~1023rd)			
0	1	0	1	5 (16 blocks, protected block 1008th~1023rd)			
0	1	1	0	6 (32 blocks, protected block 992nd~1023rd)			
0	1	1	1	7 (64 blocks, protected block 960th~1023rd)			
1	0	0	0	8 (128 blocks, protected block 896th~1023rd)			
1	0	0	1	9 (256 blocks, protected block 768th~1023rd)			
1	0	1	0	10 (512 blocks, protected block 512nd~1023rd)			
1	0	1	1	11 (1024 blocks, protected all)			
1	1	0	0	12 (1024 blocks, protected all)			
1	1	0	1	13 (1024 blocks, protected all)			
1	1	1	0	14 (1024 blocks, protected all)			
1	1	1	1	15 (1024 blocks, protected all)			

#### Protected Area Sizes (T/B bit = 1)

	Statu	ıs bit		Protect Level			
BP3	BP2	BP1	BP0	512Mb			
0	0	0	0	0 (none)			
0	0	0	1	1 (1 block, protected block 0th)			
0	0	1	0	2 (2 blocks, protected block 0th~1th)			
0	0	1	1	3 (4 blocks, protected block 0th~3rd)			
0	1	0	0	4 (8 blocks, protected block 0th~7th)			
0	1	0	1	5 (16 blocks, protected block 0th~15th)			
0	1	1	0	6 (32 blocks, protected block 0th~31st)			
0	1	1	1	7 (64 blocks, protected block 0th~63rd)			
1	0	0	0	8 (128 blocks, protected block 0th~127th)			
1	0	0	1	9 (256 blocks, protected block 0th~255th)			
1	0	1	0	10 (512 blocks, protected block 0th~511st)			
1	0	1	1	11 (1024 blocks, protected all)			
1	1	0	0	12 (1024 blocks, protected all)			
1	1	0	1	13 (1024 blocks, protected all)			
1	1	1	0	14 (1024 blocks, protected all)			
1	1	1	1	15 (1024 blocks, protected all)			



- **II. Additional 4K-bit secured OTP** for unique identifier: to provide 4K-bit one-time program area for setting device unique serial number Which may be set by factory or system customer.
- Security register bit 0 indicates whether the chip is locked by factory or not.
- To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with Enter Security OTP command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing Exit Security OTP command.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to "Table 7. Security Register Definition" for security register bit definition and "Table 4. 4K-bit Secured OTP Definition" for address range definition.
- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit secured OTP mode, array access is not allowed.

**Table 4. 4K-bit Secured OTP Definition** 

Address range	Size	Standard Factory Lock	Customer Lock	
xxx000~xxx00F	128-bit	ESN (electrical serial number)	Determined by austemer	
xxx010~xxx1FF	3968-bit	N/A	Determined by customer	

#### 8. DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command# sequence is inputted to this device, this device becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this device should be High-Z.
- 3. When correct command# sequence is inputted to this device, this device becomes active mode and keeps the active mode until next CS# rising edge.
- 4. When device under STR mode, input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. When device under DTR mode, input data is latched on the both rising and falling edge of Serial Clock (SCLK) and data shifts out on both rising and falling edge of SCLK.
- 5. While a Write Status Register, Program or Erase operation is in progress, access to the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.

Figure 1. Input Timing (STR mode)




Figure 2. Input Timing (DTR mode)






Figure 3. Output Timing (STR mode)





Figure 4. Output Timing (DTR mode)





### 9. COMMAND DESCRIPTION

#### **Table 5. SPI Command Set**

### **Read/Write Array Commands**

Command (byte)	READ (normal read)	FAST READ (fast read data)	RDID (read identification)	RDSFDP
1st byte	13 (hex)	0C (hex)	9F (hex)	5A (hex)
2nd byte	ADD1	ADD1		ADD1
3rd byte	ADD2	ADD2		ADD2
4th byte	ADD3	ADD3		ADD3
5th byte	ADD4	ADD4		
6th byte		Dummy(8)		
Data Cycles				
Action	n bytes read out until CS# goes high	n bytes read out until CS# goes high	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	Read SFDP mode

Command	PP	SE	BE	CE
(byte)	(page program)	(sector erase)	(block erase 64KB)	(chip erase)
1st byte	12 (hex)	21 (hex)	DC (hex)	60 or C7 (hex)
2nd byte	ADD1	ADD1	ADD1	
3rd byte	ADD2	ADD2	ADD2	
4th byte	ADD3	ADD3	ADD3	
5th byte	ADD4	ADD4	ADD4	
6th byte				
Data Cycles	1-256			
Action	to program the selected page	to erase the selected sector	to erase the selected block	to erase whole chip



### **Setting Commands**

Command (byte)	WREN (write enable)	WRDI (write disable)	PGM/ERS Suspend (Suspends Program/ Erase)	PGM/ERS Resume (Resumes Program/ Erase)	DP (Deep power down)
1st byte	06 (hex)	04 (hex)	B0 (hex)	30 (hex)	B9 (hex)
2nd byte					
3rd byte					
4th byte					
5th byte					
Data Cycles					
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit			enters deep power down mode

Command (byte)	RDP (Release from deep power down)	SBL (Set Burst Length)	ENSO (enter secured OTP)	EXSO (exit secured OTP)
1st byte	AB (hex)	C0 (hex)	B1 (hex)	C1 (hex)
2nd byte				
3rd byte				
4th byte				
5th byte				
Data Cycles		1		
Action	release from deep power down mode	to set Burst length	to enter the 4K-bit secured OTP mode	to exit the 4K-bit secured OTP mode

### **Reset Commands**

Command	NOP	RSTEN	RST
(byte)	(No Operation)	(Reset Enable)	(Reset Memory)
1st byte	00 (hex)	66 (hex) <sup>(Note 2)</sup>	99 (hex) <sup>(Note 2)</sup>
2nd byte			
3rd byte			
4th byte			
5th byte			
Action			



#### **Register Commands**

Command (byte)	RDSR (read status register)	RDCR (read configuration register)	WRSR (write status/ configuration register)	RDCR 2 (read configuration register 2)	WRCR2 (Write configuration register 2)	RDFBR (read fast boot register)
1st byte	05 (hex)	15 (hex)	01 (hex)	71 (hex)	72 (hex)	16 (hex)
2nd byte				ADD1	ADD1	
3rd byte				ADD2	ADD2	
4th byte				ADD3	ADD3	
5th byte				ADD4	ADD4	
Data Cycles	1	1	1-2	1	1	1-4
Action	to read out the values of the status register	to read out the values of the configuration register	to write new values of the status/ configuration register			

Command (byte)	WRFBR (write fast boot register)	ESFBR (erase fast boot register)	RDSCUR (read security register)	WRSCUR (write security register)	WRLR (write Lock register)	RDLR (read Lock register)
1st byte	17 (hex)	18 (hex)	2B (hex)	2F (hex)	2C (hex)	2D (hex)
2nd byte						
3rd byte						
4th byte						
5th byte						
Data Cycles	4				2	2
Action			to read value of security register	to set the lock- down bit as "1" (once lock- down, cannot be updated)		

Command	WRSPB	ESSPB	RDSPB
(byte)	(SPB bit program)	(all SPB bit erase)	(read SPB status)
Mode	SPI	SPI	SPI
Address Bytes	4	0	4
1st byte	E3 (hex)	E4 (hex)	E2 (hex)
2nd byte	ADD1		ADD1
3rd byte	ADD2		ADD2
4th byte	ADD3		ADD3
5th byte	ADD4		ADD4
Data Cycles			1
Action			

Note 1: It is not recommended to adopt any other code/address not in the command definition table, which will potentially enter the hidden mode.

Note 2: Before executing RST command, RSTEN command must be executed. If there is any other command to interfere, the reset operation will be disabled.

Note 3: The number in parentheses after "ADD" or "Data" stands for how many clock cycles it has. For example, "Data(8)" represents there are 8 clock cycles for the data in.



### **Table 6. OPI Command Set**

### **Read/Write Array Commands**

Command (byte)	8READ (Octa IO Read)	8DTRD (Octa IO DT Read)	RDID (read identification)	RDSFDP
1st byte	EC (hex)	EE (hex)	9F (hex)	5A (hex)
2nd byte	13 (hex)	11 (hex)	60 (hex)	A5 (hex)
3rd byte	ADD1	ADD1	00h	ADD1
4th byte	ADD2	ADD2	00h	ADD2
5th byte	ADD3	ADD3	00h	ADD3
6th byte	ADD4	ADD4 <sup>(Note 6)</sup>	00h	ADD4
7th byte	Dummy <sup>(Note 4)</sup>	Dummy <sup>(Note 4)</sup>		Dummy(20)
Data Cycles			3 <sup>(Note 8)</sup>	
Action	Octa I/O STR read	Octa I/O DTR read	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	Read SFDP mode

Command (byte)	PP (page program)	SE (sector erase)	BE (block erase 64KB)	CE (chip erase)
1st byte	12 (hex)	21 (hex)	DC (hex)	60 or C7 (hex)
2nd byte	ED (hex)	DE (hex)	23 (hex)	9F or 38 (hex)
3rd byte	ADD1	ADD1	ADD1	0. 0. 00 ()
4th byte	ADD2	ADD2	ADD2	
5th byte	ADD3	ADD3	ADD3	
6th byte	ADD4 <sup>(Note 6)</sup>	ADD4	ADD4	
7th byte				
Data Cycles	1-256			
Action	to program the selected page	to erase the selected sector	to erase the selected block	to erase whole chip



### **Setting Commands**

Command (byte)	WREN (write enable)	WRDI (write disable)	PGM/ERS Suspend (Suspends Program/ Erase)	PGM/ERS Resume (Resumes Program/ Erase)	DP (Deep power down)
1st byte	06 (hex)	04 (hex)	B0 (hex)	30 (hex)	B9 (hex)
2nd byte	F9 (hex)	FB (hex)	4F (hex)	CF (hex)	46 (hex)
3rd byte					
4th byte					
5th byte					
6th byte					
7th byte					
Data Cycles	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit			enters deep power down mode

Command	RDP (Release from	SBL	ENSO	EXSO
(byte)	deep power down)	(Set Burst Length)	(enter secured OTP)	(exit secured OTP)
1st byte	AB (hex)	C0 (hex)	B1 (hex)	C1 (hex)
2nd byte	54 (hex)	3F (hex)	4E (hex)	3E (hex)
3rd byte		00h		
4th byte		00h		
5th byte		00h		
6th byte		00h		
7th byte		1		
Data Cycles	release from deep power down mode	to set Burst length	to enter the 4K-bit secured OTP mode	to exit the 4K-bit secured OTP mode

#### **Reset Commands**

Command	NOP	RSTEN	RST
		_	
(byte)	(No Operation)	(Reset Enable)	(Reset Memory)
1st byte	00 (hex)	66 (hex) <sup>(Note 2)</sup>	99 (hex) <sup>(Note 2)</sup>
2nd byte	FF (hex)	99 (hex)	66 (hex)
3rd byte			
4th byte			
5th byte			
6th byte			
Data Cycles			



**Register Commands** 

Command (byte)	RDSR (read status register)	RDCR (read configuration register)	WRSR (write status register)	WRCR (write configuration register)	RDCR2 (read configuration register 2)	WRCR2 (Write configuration register 2)
1st byte	05 (hex)	15 (hex)	01 (hex)	01 (hex)	71 (hex)	72 (hex)
2nd byte	FA (hex)	EA (hex)	FE (hex)	FE (hex)	8E (hex)	8D (hex)
3rd byte	00h	00h	00h	00h	ADD1 <sup>(Note 7)</sup>	ADD1 <sup>(Note 7)</sup>
4th byte	00h	00h	00h	00h	ADD2 <sup>(Note 7)</sup>	ADD2 <sup>(Note 7)</sup>
5th byte	00h	00h	00h	00h	ADD3	ADD3
6th byte	00h	01h	00h	01h	ADD4 <sup>(Note 7)</sup>	ADD4 <sup>(Note 7)</sup>
7th byte	Dummy <sup>(Note 5)</sup>	Dummy <sup>(Note 5)</sup>			Dummy <sup>(Note 5)</sup>	
Data bytes	1	1	1	1	1	1
Action	to read out the values of the status register	to read out the values of the configuration register	to write new values of the status register	to write new values of the configuration register		

Command (byte)	RDFBR (read fast boot register)	WRFBR (write fast boot register)	ESFBR (erase fast boot register)	RDSCUR (read security register)	WRSCUR (write security register)	WRLR (write Lock register)
1st byte	16 (hex)	17 (hex)	18 (hex)	2B (hex)	2F (hex)	2C (hex)
2nd byte	E9 (hex)	E8 (hex)	E7 (hex)	D4 (hex)	D0 (hex)	D3 (hex)
3rd byte	00h	00h		00h		00h
4th byte	00h	00h		00h		00h
5th byte	00h	00h		00h		00h
6th byte	00h	00h		00h		00h
7th byte	Dummy <sup>(Note 5)</sup>			Dummy <sup>(Note 5)</sup>		
Data bytes	1-4 <sup>(Note 8)</sup>	4				1
Action				to read value of security register	to set the lock- down bit as "1" (once lock- down, cannot be updated)	

Command (byte)	RDLR (read Lock register)	WRSPB (SPB bit program)	ESSPB (all SPB bit erase)	RDSPB (read SPB status)
1st byte	2D (hex)	E3 (hex)	E4 (hex)	E2 (hex)
2nd byte	D2 (hex)	1C (hex)	1B (hex)	1D (hex)
3rd byte	00h	ADD1		ADD1
4th byte	00h	ADD2		ADD2
5th byte	00h	ADD3		ADD3
6th byte	00h	ADD4		ADD4
7th byte	Dummy <sup>(Note 5)</sup>			Dummy <sup>(Note 4)</sup>
Data bytes	1			1
Action				



- Note 1: It is not recommended to adopt any other code/address not in the command definition table, which will potentially enter the hidden mode.
- Note 2: Before executing RST command, RSTEN command must be executed. If there is any other command to interfere, the reset operation will be disabled.
- Note 3: The number in parentheses after "ADD" or "Data" stands for how many clock cycles it has. For example, "Data(8)" represents there are 8 clock cycles for the data in.
- Note 4: See dummy cycle and frequency table.
- Note 5: 2 dummy cycles in SDR and 4 dummy cycles in DTR.
- Note 6: The starting address must be even byte (A0 must be 0) in DTR OPI mode.
- Note 7: The address data must be 00h.
- Note 8: Data byte are always output in STR.



#### 9-1. Status Register

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/ erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. The program/erase command will be ignored if it is applied to a protected memory area. To ensure both WIP bit & WEL bit are both set to 0 and available for next program/erase/operations, WIP bit needs to be confirm to be 0 before polling WEL bit. After WIP bit confirmed, WEL bit needs to be confirm to be 0.

**BP3**, **BP2**, **BP1**, **BP0** bits. The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in *Table 3*) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase 32KB (BE32K), Block Erase (BE) and Chip Erase (CE) instructions (only if Block Protect bits (BP3:BP0) set to 0, the CE instruction can be executed). The BP3, BP2, BP1, BP0 bits are "0" as default. Which is un-protected.

#### **Status Register**

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Reserved	Reserved	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
Reserved	Reserved	(note 1)	(note 1)	(note 1)	(note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation
Reserved	Reserved	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note 1: see the Table 3 "Protected Area Size".

#### 9-2. Configuration Register

The Configuration Register is able to change the default status of Flash memory. Flash memory will be configured after the CR bit is set.

#### **ODS** bit

The output driver strength (ODS2, ODS1, ODS0) bits are volatile bits, which indicate the output driver level (as defined in "Output Driver Strength Table") of the device. The Output Driver Strength is defaulted as 30 Ohms when delivered from factory. To write the ODS bits requires the Write Status Register (WRSR) instruction to be executed.

#### TB bit

The Top/Bottom (TB) bit is a non-volatile OTP bit. The Top/Bottom (TB) bit is used to configure the Block Protect area by BP bit (BP3, BP2, BP1, BP0), starting from TOP or Bottom of the memory array. The TB bit is defaulted as "0", which means Top area protect. When it is set as "1", the protect area will change to Bottom area of the memory device. To write the TB bits requires the Write Status Register (WRSR) instruction to be executed.

#### PBE bit

The Preamble Bit Enable (PBE) bit is a volatile bit. It is used to enable or disable the preamble bit data pattern output on dummy cycles. The PBE bit is defaulted as "0", which means preamble bit is disabled. When it is set as "1", the preamble bit will be enabled, and inputted into dummy cycles. To write the PBE bits requires the Write Status Register (WRSR) instruction to be executed.

#### **Configuration Register**

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
			PBE	TB	ODS 2	ODS 1	ODS 0
Reserved	Reserved	Reserved	(Preamble bit	(top/bottom	(output driver	(output driver	(output driver
			Enable)	selected)	strength)	strength)	strength)
				0=Top area			
			0=Disable	protect			
x	x	Х		1=Bottom	(Note 1)	(Note 1)	(Note 1)
			1=Enable	area protect			
				(Default=0)			
Х	х	Х	volatile bit	OTP	volatile bit	volatile bit	volatile bit

Note 1: see "Output Driver Strength Table"

#### **Output Driver Strength Table**

ODS2	ODS1	ODS0	Description	Note
0	0	0	150 Ohms	
0	0	1	75 Ohms	
0	1	0	50 Ohms	
0	1	1	38 Ohms	Impedance at VCC/2
1	0	0	30 Ohms	(Typical)
1	0	1	25 Ohms	
1	1	0	22 Ohms	
1	1	1	20 Ohms (Default)	



### 9-3. Configuration Register 2

Address	Bit	Name	Description	Default	
	Bit 0	SOPI (STR OPI Enable)	0= STR OPI disable	0	
000h	Dit 0	SOFT (STICOLITENADIE)	1= STR OPI enable	U	
00011	Bit 1	DOPI( DTR OPI Enable)	0= DTR OPI disable	0	
	DIL I	DOFI( DTK OFI Ellable)	1= DTR OPI enable	U	
	Bit 0	DQSPRC (DTR DQS pre-cycle)	0= 0 cycle	0	
	DIL U	DQ3FRC (DTR DQ3 pre-cycle)	1= 1 cycle		
200h	Bit 1	DOS (DQS on STR mode)	0= Disable	0	
	DIL I	1= Enable			
	Bit [6:4]	DQSSKW ( DQ to DQS Skew)	Refer to "DQ to DQS Skew Table"	000	
300h	Bit [2:0]	DC (Dummy cycle)	Refer to "Dummy Cycle and Frequency	000	
30011   Bit [2.0]		Counting cycle)	Table (MHz)"	000	
500h Bit 0		PSB (Pattern Select Bit)	Refer to "Preamable Pattern Select Bit	0	
30011	511.0	OD (Fattern Select Dit)	Table"	U	

Note1: A[31:16] are all 0

### 9-3-1. DQ to DQS Skew Table

Ontions		tQSQV (ns,max)	)	tQXQS (ns,max)		
Options	CL=10pF	CL=15pF	CL=30pF	CL=10pF	CL=15pF	CL=30pF
001(Default)	0	0.2	0.8	1.2	1.4	2
010	-0.2	0	0.6	1.6	1.8	2.4
011	-0.4	-0.2	0.4	2	2.2	2.8
100		-0.4	0.2		2.6	3.2
101		-0.6	0		3	3.6
110			-0.2			4
111			-0.4			4.4
000	0.2	0.4	1	0.8	1	1.6

### 9-3-2. Dummy Cycle and Frequency Table (MHz)

DC [2:0]	Numbers of Dummy Cycle	Octa I/O STR (MHz)	Octa I/O DTR (MHz)
000(Default)	20	200	200
001	18	166	166
010	16	166	166
011	14	133	133
100	12	104	104
101	10	104	104
110	8	84	84
111	6	66	66

#### 9-3-3. Preamable Pattern Select Bit Table

	All DQs (Except DQ3)	DQ3
Bit 0=0	0011 0100 1001 1010	0011 0101 0001 0100
Bit 0= 1	0101 0101 0101 0101	0101 0101 0101 0101



#### 9-4. Security Register

The definition of the Security Register bits is as below:

**Erase Fail bit.** The Erase Fail bit is a status flag, which shows the status of last Erase operation. It will be set to "1", if the erase operation fails or the erase region is protected. It will be set to "0", if the last operation is successful. Please note that it will not interrupt or stop any operation in the flash memory.

**Program Fail bit.** The Program Fail bit is a status flag, which shows the status of last Program operation. It will be set to "1", if the program operation fails or the program region is protected. It will be set to "0", if the last operation is successful. Please note that it will not interrupt or stop any operation in the flash memory.

**Erase Suspend bit.** Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend command, ESB is set to "1". ESB is cleared to "0" after erase operation resumes.

**Program Suspend bit.** Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Suspend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.

**Secured OTP Indicator bit.** The Secured OTP indicator bit shows the chip is locked by factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory-lock.

**Lock-down Secured OTP (LDSO) bit.** By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 4K-bit Secured OTP area cannot be updated any more. While it is in 4K-bit secured OTP mode, main array access is not allowed.

**Table 7. Security Register Definition** 

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Reserved	E_FAIL	P_FAIL	Reserved	ESB (Erase Suspend bit)	PSB (Program Suspend bit)	LDSO (indicate if lock-down)	Secured OTP indicator bit
-	0=normal Erase succeed 1=indicate Erase failed (default=0)	0=normal Program succeed 1=indicate Program failed (default=0)	-	0=Erase is not suspended 1= Erase suspended (default=0)	0=Program is not suspended 1= Program suspended (default=0)	0 = not lock- down 1 = lock-down (cannot program/ erase OTP)	0 = non- factory lock 1 = factory lock
-	Volatile bit	Volatile bit	-	Volatile bit	Volatile bit	Non-volatile bit (OTP)	Non-volatile bit (OTP)

#### 9-5. Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, SE, BE, CE, WRSR, WRCR2, SBL, WRFBR, ESFBR, WRSCUR, WRLR, WSPB and ESSPB which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→sending WREN instruction code→ CS# goes high.

Figure 5. Write Enable (WREN) Sequence (SPI Mode)




Figure 6. Write Enable (WREN) Sequence (STR-OPI Mode)





Figure 7. Write Enable (WREN) Sequence (DTR-OPI Mode)





#### 9-6. Write Disable (WRDI)

The Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit. The sequence of issuing WRDI instruction is: CS# goes low→sending WRDI instruction code→CS# goes high.

The WEL bit is reset by following situations:

- Power-up
- Reset# pin driven low
- WRDI command completion
- WRSR/WRCR/WRCR2 command completion
- PP command completion
- SE/BE/CE command completion
- SBL command completion
- PGM/ERS Suspend command completion
- Softreset command completion
- WRSCUR command completion
- WRFBR/ESFBR command completion
- WRLR/WSPB/ESSPB command completion

Figure 8. Write Disable (WRDI) Sequence (SPI Mode)




Figure 9. Write Disable (WRDI) Sequence (STR-OPI Mode)





Figure 10. Write Disable (WRDI) Sequence (DTR-OPI Mode)



#### 9-7. Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macronix Manufacturer ID and Device ID are listed as *Table 8* ID Definitions.

The sequence of issuing RDID instruction is: CS# goes low $\rightarrow$  sending RDID instruction code $\rightarrow$ 24-bits ID data out on SO $\rightarrow$  to end RDID operation can drive CS# to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

**Table 8. ID Definitions** 

BUID	RDID 9Fh	Manufactory ID	Memory type	Memory density
RDID	9111	C2	80	3A

Figure 11. Read Identification (RDID) Sequence (SPI mode)




Figure 12. Read Identification (RDID) Sequence (STR-OPI Mode)





Figure 13. Read Identification (RDID) Sequence (DTR-OPI Mode)



#### 9-8. Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low $\rightarrow$  sending RDSR instruction code $\rightarrow$  Status Register data out on SO.

Figure 14. Read Status Register (RDSR) Sequence (SPI Mode)




Figure 15. Read Status Register (RDSR) Sequence (STR-OPI Mode)





Figure 16. Read Status Register (RDSR) Sequence (DTR-OPI Mode)





For user to check if Program/Erase operation is finished or not, RDSR instruction flow are shown as follows:

Figure 17. Program/Erase flow with read array data







Figure 18. Program/Erase flow without read array data (read P\_FAIL/E\_FAIL flag)



#### 9-9. Read Configuration Register (RDCR)

The RDCR instruction is for reading Configuration Register Bits. The Read Configuration Register can be read at any time (even in program/erase/write configuration register condition).

The sequence of issuing RDCR instruction is: CS# goes low $\rightarrow$  sending RDCR instruction code $\rightarrow$  Configuration Register data out on SO.

Figure 19. Read Configuration Register (RDCR) Sequence (SPI Mode)




Figure 20. Read Configuration Register (RDCR) (STR-OPI Mode)





Figure 21. Read Configuration Register (RDCR) (DTR-OPI Mode)





#### 9-10. Write Status Register (WRSR) / Write Configuration Register (WRCR)

The WRSR instruction is for changing the values of Status Register Bits and Configuration Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in "Table 3. Protected Area Sizes"). The WRSR also can set or reset the Status Register Write Disable (SRWD) bit, but has no effect on bit1(WEL) and bit0 (WIP) of the status register.

In SPI, CS# must go high exactly at the 8 bits or 16 bits data boundary; In DOPI, CS# must go high while clock is low; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.




Figure 22. Write Status Register (WRSR) Sequence (SPI Mode)

Note: The CS# must go high exactly at 8 bits or 16 bits data boundary to completed the write register command.

Figure 23. Write Status Register (WRSR) Sequence (STR-OPI Mode)





Figure 24. Write Status Register (WRSR) Sequence (DTR-OPI Mode)



Note: CS# must go high while SCLK is low.

Figure 25. Write Configuration Register (WRCR) Sequence (STR-OPI Mode)






Figure 26. Write Configuration Register (WRCR) Sequence (DTR-OPI Mode)



Note: CS# must go high while SCLK is low.



Figure 27. WRSR flow




#### 9-11. Read Configuration Register 2 (RDCR2)

The RDCR2 instruction is for reading Configuration Register 2. The Read Configuration Register 2 command would be rejected while program/erase/WRSR/WRCR is in progress.


The sequence of issuing RDCR2 instruction is: CS# goes low $\rightarrow$  sending RDCR2 instruction code $\rightarrow$  Sending 4 byte address  $\rightarrow$  Configuration Register 2 data out on SO.

Figure 28. Read Configuration Register 2 (RDCR2) Sequence (SPI Mode)




Note: \* See "9-3. Configuration Register 2" for defining address .

Figure 29. Read Configuration Register 2 (RDCR2) Sequence (STR-OPI Mode)



Note: \* See "9-3. Configuration Register 2" for defining address .

Figure 30. Read Configuration Register 2 (RDCR2) (DTR-OPI Mode)




Note: \* See "9-3. Configuration Register 2" for defining address .

#### 9-12. Write Configuration Register 2 (WRCR2)

The WRCR2 instruction is for changing the values of Configuration Register 2. Before sending WRCR2 instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance.


In SPI, CS# must go high exactly at the 8 bits data boundary; In DOPI, CS# must go high while clock is low; otherwise, the instruction will be rejected and not executed, and the Write Enable Latch (WEL) bit is reset.

Figure 31. Write Configuration Register 2 (WRCR2) Sequence (SPI Mode)




Note 1: \* See "9-3. Configuration Register 2" for defining address .

Figure 32. Write Configuration Register 2 (WRCR2) Sequence (STR-OPI Mode)



Note 1: \* See "9-3. Configuration Register 2" for defining address .

Figure 33. Write Configuration Register 2 (WRCR2) Sequence (DTR-OPI Mode)



Note 1: \* See "9-3. Configuration Register 2" for defining address.

Note 2: CS# must go high while SCLK is low

#### 9-13. Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is : CS# goes low $\rightarrow$ sending RDSCUR instruction $\rightarrow$ Security Register data out on SO $\rightarrow$  CS# goes high.

Figure 34. Read Security Register (RDSCUR) Sequence (SPI Mode)




Figure 35. Read Security Register (RDSCUR) Sequence (STR-OPI Mode)





Figure 36. Read Security Register (RDSCUR) Sequence (DTR-OPI Mode)



#### 9-14. Write Security Register (WRSCUR)

The WRSCUR instruction sets the LDSO bit of the Security Register. The WREN (Write Enable) instruction is required before issuing WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 4K-bit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low $\rightarrow$  sending WRSCUR instruction  $\rightarrow$  CS# goes high.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.

Figure 37. Write Security Register (WRSCUR) Sequence (SPI Mode)




Figure 38. Write Security Register (WRSCUR) Sequence (STR-OPI Mode)





Figure 39. Write Security Register (WRSCUR) Sequence (DTR-OPI Mode)






#### 9-15. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low→sending READ instruction code→ 4-byte address on SI→ data out on SO→to end READ operation can use CS# to high at any time during data out.

Figure 40. Read Data Bytes (READ) Sequence (SPI Mode only)





#### 9-16. Read Data Bytes at Higher Speed (FAST\_READ)

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low $\rightarrow$  sending FAST\_READ instruction code $\rightarrow$  4-byte address on SI $\rightarrow$  8 dummy cycles  $\rightarrow$  data out on SO $\rightarrow$  to end FAST\_READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 41. Read at Higher Speed (FAST\_READ) Sequence (SPI Mode only)




### 9-17. OCTA Read Mode (8READ)

The 8READ instruction enable Octa throughput of Serial Flash in read mode. An OPI Enable bit of Configuration Register 2 must be set to "1" before sending the STR Octa READ instruction.

While Program/Erase/Write Status Register cycle is in progress, 8READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 42. OCTA Read Mode Sequence (STR-OPI Mode)






### 9-18. OCTA DTR Read Mode (8DTRD)

The 8DTRD instruction enable DTR Octa throughput of Serial Flash in read mode. An DOPI Enable bit of Configuration Register 2 must be set to "1" before sending the DTR Octa READ instruction.

While Program/Erase/Write Status Register cycle is in progress, 8DTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

In DTR Octa READ mode, the starting address must be even byte (A0=0).

Figure 43. OCTA Read Mode Sequence (DTR-OPI Mode)





#### 9-19. Preamble Bit

The Preamble Bit data pattern supports system/memory controller to determine the valid windows of data output more easily and improve data capture reliability while the flash memory is running in high frequency.

The preamble bit is designed as a 16-bit data pattern, which can be enabled or disabled by setting the bit4 of Configuration register (Preamble bit Enable bit). Once CR<4> is set, the preamble bit is inputted into dummy cycles. Two different patterns are selectable by setting CR<2> PSB (Pattern Select Bit), and please refer to "9-3. Configuration Register 2" for details.

Once Preamble Bit feature is enabled, the preamble bit pattern will be output after a pre-driven signal. When the device is under OPI mode, all SIO pins except SIO3 will output the same learning pattern. The signal on SIO3 will be different from other I/O pins in case PSB=0.

When dummy cycle number reaches 18, the complete 16 bits will start to output right after the pre-driven signal. When dummy cycle number is not sufficient of 16 cycles, the rest of the preamble bits will be cut off.

CS#

SCLK

SIO[7:0] ### DLP0 DLP1 DLP2 DLP3 DI7:0] Dummy


Address

Dummy

Figure 44. Preamble Bit data pattern Output Sequence (STR-OPI Mode)

Note: 6 dummy cycle example.





Note: 6 dummy cycle example.

#### 9-20. Burst Read

To set the Burst length, following command operation is required to issue command: "C0h" in the first Byte, following 4 clocks defining wrap around enable with "0h" and disable with "1h".

The next 4 clocks are to define wrap around depth. Their definitions are as the following table:

Data	Wrap Around	Wrap Depth
00h	Reserved	Reserved
01h	Yes	16-byte
02h	Yes	32-byte
03h	Yes	64-byte
1xh	No	Х

The wrap around unit is defined within the 256Byte page, with random initial address. It is defined as "wrap-around mode disable" for the default state of the device. To exit wrap around, it is required to issue another "C0" command in which data='1xh". Otherwise, wrap around status will be retained until power down or reset command. To change wrap around depth, it is required to issue another "C0" command in which data="0xh". Burst read is supported in both SPI and OPI mode after wrap around is enable. The device is default without Burst read.

Figure 46. Set Burst Length (SPI Mode)




Figure 47. Set Burst Length (STR-OPI Mode)





Figure 48. Set Burst Length (DTR-OPI Mode)



Note: In DOPI, CS# pin must go high while SCLK pin is low.



#### 9-21. Fast Boot

The Fast Boot Feature provides the ability to automatically execute read operation after power on cycle or reset without any read instruction.

A Fast Boot Register is provided on this device. It can enable the Fast Boot function and also define the number of delay cycles and start address (where boot code being transferred). Instruction WRFBR (write fast boot register) and ESFBR (erase fast boot register) can be used for the status configuration or alternation of the Fast Boot Register bit. RDFBR (read fast boot register) can be used to verify the program state of the Fast Boot Register. The default number of delay cycles is 20 cycles, and there is a 16bytes boundary address for the start of boot code access.


When CS# starts to go low, data begins to output from default address after the delay cycles. After CS# returns to go high, the device will go back to standard SPI/OPI/DOPI mode and user can start to input command. In the fast boot data out process from CS# goes low to CS# goes high, a minimum of one byte must be output.

Once Fast Boot feature has been enabled, the device will automatically start a read operation after power on cycle, reset command, or hardware reset operation.

### Fast Boot Register (FBR)

Bits	Description	Bit Status	Default State	
31 to 4	FBSA (FastBoot Start	16 bytes boundary address for the start of boot	FFFFFF	Non-
31104	Address)	code access.	ГГГГГГГ	Volatile
3	Reserved		1	Non-
	Reserved		ı	Volatile
2 to 1		00: 11 delay cycles		
	FBSD (FastBoot Start	01: 15 delay cycles	11	Non-
	Delay Cycle)	10: 17 delay cycles	11	Volatile
		11: 21 delay cycles		
0	FBE (FastBoot Enable)	0=FastBoot is enabled.	1	Non-
		1=FastBoot is not enabled.	ı	Volatile


Figure 49. Fast Boot Sequence (SPI Mode)



Note: The delay cycle is always 13 in SPI mode.




Figure 50. Fast Boot Sequence (STR-OPI Mode)



Note: If FBSD = 11, delay cycles is 21 and n is 20. If FBSD = 10, delay cycles is 17 and n is 16. If FBSD = 01, delay cycles is 15 and n is 14. If FBSD = 00, delay cycles is 11 and n is 10.

Figure 51. Fast Boot Sequence (DTR-OPI Mode)



Note: If FBSD = 11, delay cycles is 21 and n is 20.
If FBSD = 10, delay cycles is 17 and n is 16.
If FBSD = 01, delay cycles is 15 and n is 14.
If FBSD = 00, delay cycles is 11 and n is 10.

Figure 52. Read Fast Boot Register (RDFBR) Sequence




Figure 53. Read Fast Boot Register (RDFBR) Sequence (STR-OPI Mode)






Figure 54. Read Fast Boot Register (RDFBR) Sequence (DTR-OPI Mode)







### Figure 55. Write Fast Boot Register (WRFBR) Sequence



### Figure 56. Write Fast Boot Register (WRFBR) Sequence (STR-OPI Mode)



### Figure 57. Write Fast Boot Register (WRFBR) Sequence (DTR-OPI Mode)





### Figure 58. Erase Fast Boot Register (ESFBR) Sequence




Figure 59. Erase Fast Boot Register (ESFBR) Sequence (STR-OPI Mode)





Figure 60. Erase Fast Boot Register (ESFBR) Sequence (DTR-OPI Mode)



#### 9-22. Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see "Table 2. Memory Organization") is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of the address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing SE instruction is: CS# goes low $\rightarrow$  sending SE instruction code $\rightarrow$  4-byte address  $\rightarrow$  CS# goes high.

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the Block is protected by BP bits (Block Protect Mode), the Sector Erase (SE) instruction will not be executed on the block.

Figure 61. Sector Erase (SE) Sequence (SPI Mode)




Figure 62. Sector Erase (SE) Sequence (STR-OPI Mode)





Figure 63. Sector Erase (SE) Sequence (DTR-OPI Mode)



#### 9-23. Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (Please refer to "Table 2. Memory Organization") is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low $\rightarrow$  sending BE instruction code $\rightarrow$  4-byte address  $\rightarrow$  CS# goes high.

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the Block is protected by BP bits (Block Protect Mode), the Block Erase (BE) instruction will not be executed on the block.

Figure 64. Block Erase (BE) Sequence (SPI Mode)




Figure 65. Block Erase (BE) Sequence (STR-OPI Mode)





Figure 66. Block Erase (BE) Sequence (DTR-OPI Mode)



#### 9-24. Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary, otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low→sending CE instruction code→CS# goes high.

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Chip Erase cycle is in progress. The WIP sets during the tCE timing, and clears when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared.

When the chip is under "Block protect (BP) Mode". The Chip Erase (CE) instruction will not be executed, if one (or more) sector is protected by BP3-BP0 bits. It will be only executed when BP3-BP0 all set to "0".

Figure 67. Chip Erase (CE) Sequence (SPI Mode)




Figure 68. Chip Erase (CE) Sequence (STR-OPI Mode)





Figure 69. Chip Erase (CE) Sequence (DTR-OPI Mode)





#### 9-25. Page Program (PP)


The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. The last address byte (the 8 least significant address bits, A7-A0) should be set to 0 for 256 bytes page program. If A7-A0 are not all zero, transmitted data that exceed page length are programmed from the starting address (32-bit address that last 8 bit are all 0) of currently selected page. If the data bytes sent to the device exceeds 256, the last 256 data byte is programmed at the request page and previous data will be disregarded. If the data bytes sent to the device has not exceeded 256, the data will be programmed at the request address of the page. There will be no effort on the other data bytes of the same page. In DTR OPI, the starting address given must be even address (A0=0) and data byte number must be even.

The sequence of issuing PP instruction is: CS# goes low $\rightarrow$  sending PP instruction code $\rightarrow$  4-byte address  $\rightarrow$  at least 1-byte on data in SPI and STR OPI; at least two bytes in DOPI $\rightarrow$  CS# goes high.

The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary in SPI (the latest eighth bit of data being latched in), CS# must go high while SCLK is low in DOPI, otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Page Program cycle is in progress. The WIP sets during the tPP timing, and clears when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the page is protected by BP bits (Block Protect Mode), the Page Program (PP) instruction will not be executed.

Figure 70. Page Program (PP) Sequence (SPI Mode)





## Figure 71. Page Program (PP) Sequence (STR-OPI Mode)





Figure 72. Page Program (PP) Sequence (DTR-OPI Mode)



Note: CS# must go high while SCLK is low.

#### 9-26. Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device to minimum power consumption (the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in deep power-down mode not standby mode. It's different from Standby mode.

The sequence of issuing DP instruction is: CS# goes low→sending DP instruction code→CS# goes high.

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP) and Read Electronic Signature (RES) instruction and softreset command. (those instructions allow the ID being reading out). When Power-down, or software reset command the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For DP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep Power-down mode.

Figure 73. Deep Power-down (DP) Sequence (SPI Mode)




Figure 74. Deep Power-down (DP) Sequence (STR-OPI Mode)





Figure 75. Deep Power-down (DP) Sequence (DTR-OPI Mode)



#### 9-27. Release from Deep Power-down (RDP)

The Release from Deep Power-down (RDP) instruction is completed by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in *Table 15* AC Characteristics. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions. The RDP instruction is only for releasing from Deep Power Down Mode. Reset# pin goes low will release the Flash from deep power down mode.

Even in Deep power-down mode, the RDP is also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.






Figure 76. Release from Deep Power-down (RDP) Sequence (SPI Mode)











#### 9-28. Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 4K-bit secured OTP mode. While device is in 4K-bit secured OTPmode, main array access is not available. The additional 4K-bit secured OTP is independent from main array and may be used to store unique serial number for system identifier. After entering the Secured OTP mode, follow standard read or program procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low $\rightarrow$  sending ENSO instruction to enter Secured OTP mode $\rightarrow$  CS# goes high.

Please note that after issuing ENSO command user can only access secure OTP region with standard read or program procedure. Furthermore, once security OTP is lock down, only read related commands are valid.

#### 9-29. Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 4K-bit secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low $\rightarrow$  sending EXSO instruction to exit Secured OTP mode $\rightarrow$  CS# goes high.




#### 9-30. Individual Sector Protection

There is a non-volatile (SPB) protection bit related to the single sector in main flash array. Each of the sectors is protected from programming or erasing operation when the bit is set.

The figure below helps describing an overview of these methods. The device is default to the Solid mode when shipped from factory. The detail algorithm of advanced sector protection is shown as follows:

Figure 79. Individual Sector Protection Overview



#### 9-30-1. Lock Register

The Lock Register is a 8-bit one-time programmable register. Lock Register bit [6] is SPB Lock Down Bit (SPBLKDN) which is an unique bit assigned to control all SPB bit status.

When SPBLKDN is 1, SPB can be changed. When it is locked as 0, all SPB can not be changed anymore, and SPBLKDN bit itself can not be altered anymore, either.

The Lock Register is programmed using the WRLR (Write Lock Register) command. A WREN command must be executed to set the WEL bit before sending the WRLR command.

### **Lock Register**

Bits	Field Name	Function	Туре	Default State	Description
7	RFU	Reserved	OTP	1	Reserved for Future Use
6	SPBLKDN	SPB Lock Down	OTP	1	1 = SPB changeable 0 = freeze SPB
5 to 0	RFU	Reserved	OTP	1	Reserved for Future Use

Figure 80. Read Lock Register (RDLR) Sequence





Figure 81. Read Lock Register (RDLR) Sequence (STR-OPI Mode)



### Figure 82. Read Lock Register (RDLR) Sequence (DTR-OPI Mode)




Figure 83. Write Lock Register (WRLR) Sequence




Figure 84. Write Lock Register (WRLR) Sequence (STR-OPI Mode)





Figure 85. Write Lock Register (WRLR) Sequence (DTR-OPI Mode)



Note: CS# must go high while SCLK is low.



#### 9-30-2. Solid Protection Bits

The Solid Protection Bits (SPBs) are nonvolatile bits for enabling or disabling write-protection to sectors and blocks. The SPB bits have the same endurance as the Flash memory. An SPB is assigned to each 4KB sector in the bottom and top 64KB of memory and to each 64KB block in the remaining memory. The factory default state of the SPB bits is "0", which has the sector/block write-protection disabled.

When an SPB is set to "1", the associated sector or block is write-protected. Program and erase operations on the sector or block will be inhibited. SPBs can be individually set to "1" by the WRSPB command. However, the SPBs cannot be individually cleared to "0". Issuing the ESSPB command clears all SPBs to "0". A WREN command must be executed to set the WEL bit before sending the WRSPB or ESSPB command.


The RDSPB command reads the status of the SPB of a sector or block. The RDSPB command returns 00h if the SPB is "0", indicating write-protection is disabled. The RDSPB command returns FFh if the SPB is "1", indicating write-protection is enabled.

**Note:** If SPBLKDN=0, commands to set or clear the SPB bits will be ignored.


#### **SPB Register**

	Type
00h	Non-volatile
	00h


### Figure 86. Read SPB Status (RDSPB) Sequence



### Figure 87. Read SPB Status (RDSPB) Sequence (STR-OPI Mode)




### Figure 88. Read SPB Status (RDSPB) Sequence (DTR-OPI Mode)







## Figure 89. SPB Erase (ESSPB) Sequence



# Figure 90. SPB Erase (ESSPB) Sequence (STR-OPI Mode)



### Figure 91. SPB Erase (ESSPB) Sequence (DTR-OPI Mode)





### Figure 92. SPB Program (WRSPB) Sequence




Figure 93. SPB Program (WRSPB) Sequence (STR-OPI Mode)





Figure 94. SPB Program (WRSPB) Sequence (DTR-OPI Mode)





#### 9-31. Program/Erase Suspend/Resume

The device allow the interruption of Sector-Erase, Block-Erase or Page-Program operations and conduct other operations.

After issue suspend command, the system can determine if the device has entered the Erase-Suspended mode through Bit2 (PSB) and Bit3 (ESB) of security register. (please refer to "Table 7. Security Register Definition")

#### 9-32. Erase Suspend

Erase suspend allow the interruption of all erase operations. After the device has entered Erase-Suspended mode, the system can read any sector(s) or Block(s) except those being erased by the suspended erase operation. Reading the sector or Block being erase suspended is invalid.

After erase suspend, WEL bit will be clear, following commands can be accepted. (including: 13h, 0Ch, ECh, EEh, 5Ah, C0h, 06h, 04h, 2Bh, 9Fh, 05h, ABh, 02h, 38h, B0h, 30h, 66h, 99h, 00h, 15h, 16h, 13h, 0Ch, ECh, 2Dh, E2h)

Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend command, ESB is set to "1". ESB is cleared to "0" after erase operation resumes.

#### 9-33. Program Suspend


Program suspend allows the interruption of all program operations. After the device has entered Program-Suspended mode, the system can read any sector(s) or Block(s) except those being programmed by the suspended program operation. Reading the sector or Block being program suspended is invalid.

After program suspend, WEL bit will be cleared, only read related, resume and reset command can be accepted. (including: 13h, 0Ch, ECh, EEh, 5Ah, C0h, 06h, 04h, 2Bh, 9Fh, 05h, ABh, B0h, 30h, 66h, 99h, 00h, 15h, 16h, 13h, 0Ch, ECh, 2Dh, E2h)


Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Suspend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.




### Figure 95. Suspend to Read/Program Latency



### Figure 96. Resume to Read Latency



### Figure 97. Resume to Suspend Latency





#### 9-34. Write-Resume

The Write operation is being resumed when Write-Resume instruction issued. ESB or PSB (suspend status bit) in Status register will be changed back to "0".

The operation of Write-Resume is as follows: CS# drives low  $\rightarrow$  send write resume command cycle (30h)  $\rightarrow$  drive CS# high. By polling Busy Bit in status register, the internal write operation status could be checked to be completed or not. The user may also wait the time lag of tSE, tBE, tPP for Sector-erase, Block-erase or Page-programming. WREN (command "06") is not required to issue before resume. Resume to another suspend operation requires latency time of 100us (from Program Suspend Resume)/200us (from Erase Suspend Resume).

Please note that, if "performance enhance mode" is executed during suspend operation, the device can not be resume. To restart the write command, disable the "performance enhance mode" is required. After the "performance enhance mode" is disable, the write-resume command is effective.

#### 9-35. No Operation (NOP)

The "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not affect any other command.

#### 9-36. Software Reset (Reset-Enable (RSTEN) and Reset (RST))


The Software Reset operation combines two instructions: Reset-Enable (RSTEN) command following a Reset (RST) command. It returns the device to a standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.

To execute Reset command (RST), the Reset-Enable (RSTEN) command must be executed first to perform the Reset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid.

If the Reset command is executed during program or erase operation, the operation will be disabled, the data under processing could be damaged or lost.

The reset time is different depending on the last operation. For details, please refer to "Table 11. Reset Timing-(Other Operation)" for tREADY2.

Figure 98. Software Reset Recovery



Note: Refer to "Table 11. Reset Timing-(Other Operation)" for tREADY2.

Figure 99. Reset Sequence (SPI mode)




Figure 100. Reset Sequence (STR-OPI mode)





Figure 101. Reset Sequence (DTR-OPI mode)





#### 9-37. Read SFDP Mode (RDSFDP)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

The sequence of issuing RDSFDP instruction in SPI is CS# goes low→send RDSFDP instruction (5Ah)→send 3 address bytes on SI pin→read SFDP code on SO→to end RDSFDP operation can use CS# to high at any time during data out.

SFDP in SPI is a JEDEC standard, JESD216.

The seguen of issuing RDSFDP instruction in OPI/DOPI mode:

CS# low  $\rightarrow$  send RDSFDP instruction (5Ah/A5h)  $\rightarrow$  send 4 address bytes on SIO pin $\rightarrow$  send 20 dummy byte  $\rightarrow$  read SFDP code on SIO[7:0]  $\rightarrow$  to end RDSFDP operation can use CS# to high at any time during data out.

Figure 102. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence







Figure 103. OCTA Read Mode Sequence (STR-OPI Mode)



Note: Address must be low byte (A0=0) in DTR OPI.

Table 9. Signature and Parameter Identification Data Values (TBD)

#### 10. RESET

Driving the RESET# pin low for a period of tRLRH or longer will reset the device. After reset cycle, the device is at the following states:

- Standby mode
- All the volatile bits such as WEL/WIP will return to the default status as power on.
- All the volatile bits in CR2 will return to the default status as power on.

If the device is under programming or erasing, driving the RESET# pin low will also terminate the operation and data could be lost. During the resetting cycle, the SIO data becomes high impedance and the current will be reduced to minimum.

Figure 104. RESET Timing




Table 10. Reset Timing-(Power On)

Symbol	Parameter	Min.	Тур.	Max.	Unit
tRHSL	Reset# high before CS# low	10			us
tRS	Reset# setup time	15			ns
tRH	Reset# hold time	15			ns
tRLRH	Reset# low pulse width	10			us
tREADY1	Reset Recovery time	35			us

**Table 11. Reset Timing-(Other Operation)** 

Symbol	Parameter	Min.	Тур.	Max.	Unit
tRHSL	Reset# high before CS# low	10			us
tRS	Reset# setup time	15			ns
tRH	Reset# hold time	15			ns
tRLRH	Reset# low pulse width	10			us
	Reset Recovery time (During instruction decoding)	40			us
	Reset Recovery time (for read operation)	40			us
	Reset Recovery time (for program operation)	310			us
tREADY2	Reset Recovery time(for SE4KB operation)	12			ms
	Reset Recovery time (for BE64K/BE32KB operation)	25			ms
	Reset Recovery time (for Chip Erase operation)	100			ms
	Reset Recovery time (for WRSR operation)	40			ms



### 11. POWER-ON STATE

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL. Please refer to the ""Power-up Timing".

#### Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)
- At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to any command. The data corruption might occur during the stage while a write, program, erase cycle is in progress.
- To stabilize the VCCQ level, the VCCQ/VSSQ rail decoupled by a suitable capacitor close to package pins is recommended.
- It is recommended VCC/GND VCCQ/VSSQ power are separated system supply with same supply voltage.

### 12. ELECTRICAL SPECIFICATIONS

### **Table 12. ABSOLUTE MAXIMUM RATINGS**

RATING	VALUE	
Ambient Operating Temperature	-40°C to 85°C	
Storage Temperature	-65°C to 150°C	
Applied Input Voltage		-0.5V to VCC+0.5V
Applied Output Voltage	-0.5V to VCC+0.5V	
VCC to Ground Potential		-0.5V to 2.5V

### NOTICE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot to VCC+1.0V or -1.0V for period up to 20ns.

Figure 105. Maximum Negative Overshoot Waveform




Figure 106. Maximum Positive Overshoot Waveform





Table 13. CAPACITANCE TA = 25°C, f = 1.0 MHz


Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			16	pF	VIN = 0V
COUT	Output Capacitance			16	pF	VOUT = 0V



## Figure 107. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL



## Figure 108. OUTPUT LOADING





### **Table 14. DC CHARACTERISTICS**

Temperature = -40°C to 85°C, VCC = 1.7V ~ 2.0V

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions
ILI	Input Load Current	1			±2	uA	VCC = VCC Max, VIN = VCC or GND
ILO	Output Leakage Current	1			±2	uA	VCC = VCC Max, VOUT = VCC or GND
ISB1	VCC Standby Current	1		20	100	uA	VIN = VCC or GND, CS# = VCC
ISB2	Deep Power-down Current			5	20	uA	VIN = VCC or GND, CS# = VCC
ICC1	VCC Read	1		15	25	mA	200MHz 8IO STR (DQ floating)
1001	VCC Read	1		25	35	mA	200MHz 8IO DTR (DQ floating)
ICC2	VCC Program Current	1		40	60	mA	Program in Progress, CS# = VCC
ICC3	VCC Write Status Register (WRSR) Current			20	40	mA	Program status register in progress, CS#=VCC
ICC4	VCC Sector/Block (32K, 64K) Erase Current (SE/BE/BE32K)	1		40	60	mA	Erase in Progress, CS#=VCC
ICC5	VCC Chip Erase Current (CE)	1		40	60	mA	Erase in Progress, CS#=VCC
VIL	Input Low Voltage		-0.4		0.3VCC	V	
VIH	Input High Voltage		0.7VCC		VCC+0.4	V	
VOL	Output Low Voltage				0.45	V	IOL=2mA
VOH	Output High Voltage		VCC-0.45			V	IOH=-2mA

## Notes:

<sup>1.</sup> Typical values at VCC = 1.8V, T = 25°C. These currents are valid for all product versions (package and speeds).

<sup>2.</sup> Typical value is calculated by simulation.



## **Table 15. AC CHARACTERISTICS**

Temperature = -40°C to 85°C, VCC =  $1.7V \sim 2.0V$ 

Symbol	Alt.	Parameter		Min.	Тур.	Max.	Unit	
fSCLK	fC	Clock Frequency for all	SPI			133	MHz	
	10	commands	OPI, DOPI			200	MHz	
tCH <sup>(1)</sup>	tCLH	Clock High Time		0.45*T			ns	
tCL <sup>(1)</sup>	tCL	Clock Low Time	Low Time				ns	
			fSCLK ≤ 100MHz	0.6			V/ns	
tCLCH <sup>(2)</sup> /		Clock Rise Time (peak to peak) /	fSCLK ≤ 133MHz	8.0			V/ns	
tCHCL <sup>(2)</sup>		Clock Fall Time (peak to peak)	fSCLK ≤ 166MHz	1			V/ns	
			fSCLK > 166MHz	1.2			V/ns	
tSLCH	tCSS	CS# Active Setup Time (relative to	SCLK)	3			ns	
tCHSL		CS# Not Active Hold Time (relativ	e to SCLK)	3			ns	
tSHSL	+C6H	CS# Deselect Time	Read	10			ns	
ISHSL	ICSH	CS# Deselect Time	Write/Erase/Program	30			ns	
tDVCH	+Dell	Data In Satur Time	STR ≤ 133MHz	2			no	
IDVCH	IDSU	Data In Setup Time	STR > 133MHz	1			– ns	
			DTR ≤ 100MHz	1				
tDVCH /		Data action times	DTR ≤ 133MHz	0.8			Ī	
tDVCL		Data setup time	DTR ≤ 166MHz	0.6			ns	
			DTR > 166MHz	0.4				
4CLIDY	4011	Date in Hold Time	STR ≤ 133MHz	2			1	
tCHDX	tDH	STR > 133MHz 1		1			ns	
			DTR ≤ 100MHz	1				
tCHDX /		Data hald Kasa	DTR ≤ 133MHz	0.8			[	
tCLDX		Data hold time	DTR ≤ 166MHz	0.6			ns	
			DTR > 166MHz	0.4			1	
tCHSH		CS# Active Hold Time (relative to SCLK)	STR	3			ns	
tCLSH		CS# active hold time	DTR	3			ns	
		CS# Not Active Setup Time	STR	3			ns	
tSHCH		(relative to SCLK)	DTR	3			ns	
tSHQZ <sup>(2)</sup>	tDIS	Output Disable Time	ווען			5	ns	
tCLQLZ	LDIO	DQ pre-drive active time				5	ns	
TOLGLE		DQ pre drive douve time	Loading: 30pF			8	110	
tCLQV /			Loading: 20pF			7	-	
tCHQV	tV	Clock Low to Output Valid	Loading: 15pF			6	ns	
.0			Loading: 10pF			5	-	
tCLQX	tHO	Output Hold Time	Loading. Topi	1			ns	
TOLGA	11.0	100MHz DTR mode DQS to DQ v	valid skew CI =30nF <sup>(9)</sup>	<u> </u>		0	+ 115	
		133MHz DTR mode DQS to DQ v				0	-	
tQSQV		166MHz DTR mode DQS to DQ v				0	ns	
		200MHz DTR mode DQS to DQ v				0	-	
			Loading: 30pF <sup>(9)</sup>			2.4	+	
			Loading: 20pF <sup>(9)</sup>			2.4	-	
tQXQS		DTR mode DQ hold skew	Loading: 15pF <sup>(9)</sup>			1.6	ns	
			Loading: 10pF <sup>(9)</sup>			1.0	-	



Symbol	Alt.	Parameter	Min.	Тур.	Max.	Unit
tDP <sup>(2)</sup>		CS# High to Deep Power-down Mode			10	us
tRES1 <sup>(2)</sup>		CS# High to Standby Mode without Electronic Signature Read			30	us
tRES2 <sup>(2)</sup>		CS# High to Standby Mode with Electronic Signature Read			30	us
tW		Write Status/Configuration Register Cycle Time			40	ms
tBP		Byte-Program		20	30	us
tPP <sup>(4)</sup>		Page Program Cycle Time		0.2	1.5	ms
tSE		Sector Erase Cycle Time		35	120	ms
tBE32		Block Erase (32KB) Cycle Time		150	650	ms
tBE		Block Erase (64KB) Cycle Time		300	650	ms
tCE		Chip Erase Cycle Time		200	320	s
tESL <sup>(6)</sup>		Erase Suspend Latency			25	us
tPSL <sup>(6)</sup>		Program Suspend Latency			25	us
tPRS <sup>(7)</sup>		Latency between Program Resume and next Suspend	0.3	100		us
tERS <sup>(8)</sup>		Latency between Erase Resume and next Suspend	0.3	400		us

#### Notes

- 1. tCH + tCL must be greater than or equal to 1/ Frequency.
- 2. Typical values given for TA=25°C. Not 100% tested.
- 3. Test condition is shown as Figure 107 and Figure 108.
- 4. While programming consecutive bytes, Page Program instruction provides optimized timings by selecting to program the whole 256 bytes or only a few bytes between 1~256 bytes.
- 5. By default dummy cycle value. Please refer to the "Table 1. Operating Frequency Comparison".
- 6. Latency time required to complete Erase/Program Suspend operation until WIP bit is "0".
- 7. For tPRS, Min. timing is needed to issue next program suspend command. However, a period of time equal to/or longer than typ. timing is also required to complete the program progress.
- 8. For tERS, Min. timing is needed to issue next erase suspend command. However, a period of time equal to/or longer than typ. timing is also required to complete the erase progress.
- 9. DQSSKW bits in CR2 must be set to the corresponding value. See "9-3-1. DQ to DQS Skew Table".


### 13. OPERATING CONDITIONS

### At Device Power-Up and Power-Down

AC timing illustrated in *Figure 109* and *Figure 110* are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.

Figure 109. AC Timing at Device Power-Up




Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1	20	500000	us/V

### Notes:


- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to *Table 15.* AC CHARACTERISTICS.

## Figure 110. Power-Down Sequence

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.



## Figure 111. Power-up Timing



## Figure 112. Power Up/Down and Voltage Drop

For Power-down to Power-up operation, the VCC of flash device must below  $V_{PWD}$  for at least tPWD timing. Please check the table below for more detail.




Table 16. Power-Up/Down Voltage and Timing

Symbol	Parameter	Min.	Max.	Unit
V <sub>PWD</sub>	VCC voltage needed to below $V_{\mbox{\tiny PWD}}$ for ensuring initialization will occur		0.8	V
tPWD	The minimum duration for ensuring initialization will occur	300		us
tVSL	VCC(min.) to device operation	3		ms
tVR	VCC Rise Time	20	500000	us/V
VCC	VCC Power Supply	1.7	2.0	V
VWI	Command Inhibit Voltage	1.0	1.4	V

### 13-1. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



## 14. ERASE AND PROGRAMMING PERFORMANCE

Parameter	Min.	Typ. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
Write Status Register Cycle Time			40	ms
Sector Erase Cycle Time (4KB)		35	120	ms
Block Erase Cycle Time (32KB)		150	650	ms
Block Erase Cycle Time (64KB)		300	650	ms
Chip Erase Cycle Time		200	320	S
Byte Program Time (via page program command)		20	30	us
Page Program Time		0.2	1.5	ms
Erase/Program Cycle		100,000		cycles

#### Note:

- 1. Typical program and erase time assumes the following conditions: 25°C, 1.8V, and checkboard pattern.
- 2. Under worst conditions of 85°C and 1.7V.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. The maximum chip programming time is evaluated under the worst conditions of 0°C, VCC=1.8V, and 100K cycle with 90% confidence level.

## 15. DATA RETENTION

Parameter	Condition	Min.	Max.	Unit
Data retention	55°C	20		years

### 16. LATCH-UP CHARACTERISTICS

	Min.	Max.
Input Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax
Input Voltage with respect to GND on SO	-1.0V	VCC + 1.0V
Current	-100mA	+100mA
Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time.		




# 17. ORDERING INFORMATION

PART NO.	CLOCK (MHz)	TEMPERATURE	PACKAGE	Remark
MX25UM51245GXDI-05G	200	-40°C~85°C	24-Ball BGA (5x5 ball array)	




## 18. PART NAME DESCRIPTION



## 19. PACKAGE INFORMATION

Doc. Title: Package Outline for CSP 24BALL (6x8x1.2MM, BALL PITCH 1.0MM, BALL DIAMETER 0.4MM)



Dimensions (inch dimensions are derived from the original mm dimensions)

SY UNIT	MBOL	Α	A1	A2	b	D	D1	E	E1	е
	Min.	_	0.25	0.65	0.35	5.90	1	7.90	_	
mm	Nom.	_	0.30		0.40	6.00	4.00	8.00	4.00	1.00
	Max.	1.20	0.35		0.45	6.10		8.10	_	
	Min.	_	0.010	0.026	0.014	0.232	_	0.311	_	
Inch	Nom.	_	0.012		0.016	0.236	0.157	0.315	0.157	0.039
	Max.	0.047	0.014		0.018	0.240	_	0.319	_	

Dwg. No.	Revision	Reference			
		JEDEC	EIAJ		
6110-4257.1	0				



Except for customized products which have been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

Copyright© Macronix International Co., Ltd.2014. All rights reserved, including the trademarks and tradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, NBit, NBit, NBit, Macronix NBit, eLiteFlash, HybridNVM, HybridFlash, XtraROM, Phines, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, Macronix vEE, Macronix MAP, Rich Audio, Rich Book, Rich TV, and FitCAM. The names and brands of third party referred thereto (if any) are for identification purposes only.

For the contact and order information, please visit Macronix's Web site at: http://www.macronix.com