8-bit parallel-in/serial-out shift register

Rev. 3 — 28 March 2014

Product data sheet

1. General description

The 74LV165A-Q100 is an 8-bit parallel-load or serial-in shift register with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel-load input (PL) is LOW, parallel data from the inputs D0 to D7 are loaded into the register asynchronously. When input PL is HIGH, data enters the register serially at the input DS. It shifts one place to the right (Q0 \rightarrow Q1 \rightarrow Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the output Q7 to the input DS of the succeeding stage. The clock input is a gate-OR structure which allows one input to be used as an active LOW clock enable input (CE) input. The pin assignment for the inputs CP and CE is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of the input CE should only take place while CP HIGH for predictable operation.

Schmitt-trigger action at all inputs, makes the circuit tolerant for slower input rise and fall times. It is fully specified for partial-power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging current backflow through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
 Specified from -40 °C to +85 °C
- Wide supply voltage range from 2.0 V to 5.5 V
- Synchronous parallel-to-serial applications
- Synchronous serial input for easy expansion
- Latch-up performance exceeds 250 mA
- CMOS LOW power consumption
- 5.5 V tolerant inputs/outputs
- Direct interface with TTL levels (2.7 V to 3.6 V)
- Power-down mode
- Complies with JEDEC standards:
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8B/JESD36 (2.7 V to 3.6 V)
 - ◆ JESD8-1A (4.5 V to 5.5 V)
- ESD protection:
 - MIL-STD-833, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)





8-bit parallel-in/serial-out shift register

3. Ordering information


Table 1. Ordering information										
Type number	Package									
	Temperature range	Name	Description	Version						
74LV165AD-Q100	−40 °C to +85 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1						
74LV165APW-Q100	–40 °C to +85 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1						

4. Functional diagram






8-bit parallel-in/serial-out shift register



8-bit parallel-in/serial-out shift register

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.Pin description

Symbol	Pin	Description	
PL	1	parallel enable input (active LOW)	
СР	2	clock input (LOW-to-HIGH edge-triggered)	
Q7	7	complementary serial output from the last stage	
GND	8	ground (0 V)	
Q7	9	serial output from the last stage	
DS	10	serial data input	
D0 to D7	11, 12, 13, 14, 3, 4, 5, 6	parallel data inputs	
CE	15	clock enable input (active LOW)	
V _{CC}	16	positive supply voltage	

8-bit parallel-in/serial-out shift register

6. Functional description

Table 3.Function table^[1]

Operating modes	Input	Inputs			Qn regi	isters	Outpu	Output	
	PL	CE	СР	DS	D0 to D7	Q0	Q1 to Q6	Q7	Q7
parallel load	L	Х	Х	Х	L	L	L to L	L	Н
	L	Х	Х	Х	Н	Н	H to H	Н	L
serial shift	Н	L	1	I	Х	L	q0 to q5	q6	q6
	Н	L	1	h	Х	Н	q0 to q5	q6	q6
	Н	1	L	I	Х	L	q0 to q5	q6	q6
	Н	1	L	h	Х	Н	q0 to q5	q6	q6
hold "do nothing"	Н	Н	Х	Х	Х	q0	q1 to q6	q7	q7
	н	Х	Н	Х	Х	q0	q1 to q6	q7	q7

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;


L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

q = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;

X = don't care;

 \uparrow = LOW-to-HIGH clock transition.



74LV165A_Q100 Product data sheet

8-bit parallel-in/serial-out shift register

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)[1]

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	V _I < 0 V	V _I < 0 V -		-20	mA
VI	input voltage			-0.5	+7	V
I _{OK}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0		-	±50	mA
Vo	output voltage			-0.5	V _{CC} + 0.5	V
		power-down mode		-0.5	+7	V
lo	output current	$0 V < V_O < V_{CC}$		-	±25	mA
I _{CC}	supply current			-	+50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +85 \text{ °C}$				
		SO16 package	[2]	-	500	mW
		TSSOP16 package	[3]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] Ptot derates linearly with 8 mW/K above 70 °C.

[3] P_{tot} derates linearly with 5.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		2.0	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	V_{CC} = 2.3 V to 2.7 V	0	-	200	ns/V
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	0	-	100	ns/V
		V_{CC} = 4.5 V to 5.5 V	0	-	20	ns/V

8-bit parallel-in/serial-out shift register

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T _{amb}	= -40 °C 1	to +85 °C	Unit
			Min	Тур	Max	
VIH	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 2.3 V to 2.7 V	0.7V _{CC}	-	-	V
		V _{CC} = 3.0 V to 3.6 V	0.7V _{CC}	-	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7V _{CC}	-	-	V
VIL	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.3V _{CC}	V
		V _{CC} = 3.0 V to 3.6 V	-	-	0.3V _{CC}	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3V _{CC}	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O} = -50 \ \mu\text{A}; \ V_{CC} = 2.0 \ V \ to \ 5.5 \ V$	$V_{CC}-0.1$	-	-	V
		$I_0 = -2.0 \text{ mA}; V_{CC} = 2.3 \text{ V}$	2.0	-	-	V
		$I_0 = -6.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.48	-	-	V
		$I_0 = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = 50 $\mu\text{A};$ V_{CC} = 2.0 V to 5.5 V	-	-	0.10	V
		$I_0 = 2.0 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.40	V
		$I_0 = 6.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.44	V
		$I_0 = 12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.55	V
l _l	input leakage current	$V_{I} = V_{CC} \text{ or GND}; V_{CC} = 5.5 \text{ V}$	-	±0.01	±1	μΑ
I _{OFF}	power-off leakage current	$V_1 \text{ or } V_0 = 5.5 \text{ V}; V_{CC} = 0.0 \text{ V}$	-	±0.05	±5	μΑ
I _{CC}	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 5.5$ V	-	0.2	20	μA
CI	input capacitance		-	3.0	-	pF

8-bit parallel-in/serial-out shift register

10. Dynamic characteristics

Table 7.Dynamic characteristics

GND (ground = 0 V); for test circuit, see <u>Figure 12</u>

Symbol	Parameter	Conditions		T _{amb} :	= –40 °C to	+85 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	
t _{pd}	propagation delay	\overline{CE} , CP to Q7, $\overline{Q7}$; C _L = 15 pF; see Figure 7 and Figure 8	[2]				
		V_{CC} = 2.3 V to 2.7 V	[3]	1.0	11.0	22.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[4]	1.0	7.5	18.0	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	[5]	1.0	5.5	11.5	ns
		\overline{PL} to Q7, $\overline{Q7}$; C _L = 15 pF; see Figure 8					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	1.0	11.5	23.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[4]	1.0	8.0	18.5	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	[5]	1.0	5.5	11.5	ns
		D7 to Q7, $\overline{Q7}$; C _L = 15 pF; see Figure 9					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	1.0	12.0	24.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[4]	1.0	8.5	16.5	ns
		V _{CC} = 4.5 V to 5.5 V	[5]	1.0	6.0	10.5	ns
		\overline{CE} , CP to Q7, $\overline{Q7}$; see <u>Figure 7</u> and <u>Figure 8</u>					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	<u>[3]</u>	1.0	13.0	26.0	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	1.0	9.0	21.5	ns
		V _{CC} = 4.5 V to 5.5 V	<u>[5]</u>	1.0	6.1	13.5	ns
		PL to Q7, Q7; see Figure 8					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	<u>[3]</u>	1.0	14.0	28.0	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	1.0	10.0	22.0	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	[5]	1.0	6.5	13.5	ns
		D7 to Q7, $\overline{Q7}$; see Figure 9					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	1.0	14.0	28.0	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	1.0	10.0	20	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	[5]	1.0	6.5	12.5	ns
t _W	pulse width	CP input HIGH to LOW; see Figure 7					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	9.0	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	7.0	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	[5]	4.0	-	-	ns
		PL input LOW; see Figure 8					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	13.0	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	9.0	-	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[5]	6.0	-	-	ns
t _{rec}	recovery time	PL to CP, CE; see Figure 8					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	8.5	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[4]	6.0	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	[5]	4.0	-	-	ns
	1			1	1		_

© NXP Semiconductors N.V. 2014. All rights reserved.

8-bit parallel-in/serial-out shift register

Symbol	Parameter	Conditions		T _{amb}	= -40 °C to	+85 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	
su	set-up time	DS to CP, CE; see Figure 10					
		V _{CC} = 2.3 V to 2.7 V	[3]	6.0	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	4.0	-	-	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	[5]	7.0	-	-	ns
		CE to CP, CP to CE; see Figure 10					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	7.0	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	5.0	-	-	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	[5]	3.5	-	-	ns
		D7 to PL; see Figure 11					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	12	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	8.5	-	-	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	[5]	5.0	-	-	ns
t _h hold time	hold time	DS to CP, CE; PL to CP, CE; see Figure 10					
		V _{CC} = 2.3 V to 2.7 V	[3]	0	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	0	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	[5]	0.5	-	-	ns
		Dn to PL; see Figure 11					
		V _{CC} = 2.3 V to 2.7 V	[3]	0.5	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[4]	0.5	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	[5]	1.0	-	-	ns
max	maximum	CP input; $C_L = 15 \text{ pF}$; see Figure 7					
	frequency	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	[3]	45	80	-	MHz
		V _{CC} = 3.0 V to 3.6 V	[4]	50	115	-	MHz
		V _{CC} = 4.5 V to 5.5 V	[5]	90	165	-	MHz
		CP input; see Figure 7					
		V_{CC} = 2.3 V to 2.7 V	[3]	35	65	-	MHz
		V _{CC} = 3.0 V to 3.6 V	[4]	50	90	-	MHz
		V _{CC} = 4.5 V to 5.5 V	[5]	85	125	-	MHz

Table 7.Dynamic characteristics ... continuedGND (ground = 0 V); for test circuit, see Figure 12

8-bit parallel-in/serial-out shift register

GND (ground = 0 V); for test circuit, see <u>Figure 12</u>							
Symbol	Parameter	ter Conditions		- 40 °C to -	⊦85 °C	Unit	
			Min	Typ <mark>[1]</mark>	Max		
C _{PD}	power dissipation capacitance	$V_{I} = GND \text{ to } V_{CC}; V_{CC} = 3.3 \text{ V}$ [6]	-	24	-	pF	

Table 7. Dynamic characteristics ... continued

[1] Typical values are measured at $T_{amb} = 25$ °C and nominal V_{CC}.

- [2] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [3] Typical values are measured at V_{CC} = 2.5 V.
- [4] Typical values are measured at V_{CC} = 3.3 V.
- [5] Typical values are measured at V_{CC} = 5.0 V.

[6] C_{PD} is used to determine the dynamic power dissipation $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ (P_D in μ W), where: $f_i =$ input frequency in MHz; $f_o =$ output frequency in MHz;


 $I_0 = 0$ utput frequency in MHz,

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs};$

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V.


11. Waveforms




NXP Semiconductors

74LV165A-Q100


8-bit parallel-in/serial-out shift register







8-bit parallel-in/serial-out shift register



(1) CE may change only from HIGH-to-LOW while CP is LOW. The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig 10. Set-up and hold times




Table 8.Measurement points

Supply voltage	Input	Output
V _{cc}	V _M	V _M
2.0 V to 5.5 V	0.5V _{CC}	0.5V _{CC}

NXP Semiconductors

74LV165A-Q100

8-bit parallel-in/serial-out shift register




Table 9. Test data

Supply voltage	Input		Load		V _{EXT}
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
2.0 V to 5.5 V	V _{CC}	3.0 ns	50 pF, 15 pF	1 kΩ	open

13 of 19

NXP Semiconductors

74LV165A-Q100

8-bit parallel-in/serial-out shift register

12. Package outline




Fig 13. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

74LV165A_Q100

8-bit parallel-in/serial-out shift register




Fig 14. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

74LV165A_Q100

8-bit parallel-in/serial-out shift register

13. Abbreviations

Table 10. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal-Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
MIL	Military			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LV165A_Q100 v.3	20140328	Product data sheet	-	74LV165A_Q100 v.2
Modifications:	 Minimum limit V_{OH} for V_{CC} = 4.5 V corrected from 3.0 V to 3.8 V (errata) in <u>Table 6 "Static</u> <u>characteristics"</u> 			
74LV165A_Q100 v.2	20140219	Product data sheet	-	74LV165A_Q100 v.1
Modifications:	Typo corrected in <u>Table 2 "Pin description"</u>			
74LV165A_Q100 v.1	20131021	Product data sheet	-	-

8-bit parallel-in/serial-out shift register

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

8-bit parallel-in/serial-out shift register

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

8-bit parallel-in/serial-out shift register

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms 10
12	Package outline 14
13	Abbreviations 16
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers
15.4	Trademarks
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 March 2014 Document identifier: 74LV165A_Q100