## Features

- Single 2.5V-3.6V or 2.7V-3.6V Supply
- RapidS ${ }^{T M}$ Serial Interface: 66 MHz Maximum Clock Frequency
- SPI Compatible Modes 0 and 3
- User Configurable Page Size
- 512-Bytes per Page
- 528-Bytes per Page
- Page Size Can Be Factory Pre-configured for 512-Bytes
- Page Program Operation
- Intelligent Programming Operation
- 4,096 Pages (512-/528-Bytes/Page) Main Memory
- Flexible Erase Options
- Page Erase (512-Bytes)
- Block Erase (4-Kbytes)
- Sector Erase (128-Kbytes)
- Chip Erase (16-Mbits)
- Two SRAM Data Buffers (512-/528-Bytes)
- Allows Receiving of Data while Reprogramming the Flash Array
- Continuous Read Capability through Entire Array
- Ideal for Code Shadowing Applications
- Low-power Dissipation
- 7mA Active Read Current Typical
- 25 $\mu$ A Standby Current Typical
- 15 $\mu$ A Deep Power Down Typical
- Hardware and Software Data Protection Features
- Individual Sector
- Sector Lockdown for Secure Code and Data Storage
- Individual Sector
- Security: 128-byte Security Register
- 64-byte User Programmable Space
- Unique 64-byte Device Identifier
- JEDEC Standard Manufacturer and Device ID Read
- 100,000 Program/Erase Cycles Per Page Minimum
- Data Retention - 20 Years
- Industrial Temperature Range
- Green (Pb/Halide-free/RoHS Compliant) Packaging Options


## 1. Description

The AT45DB161D is a 2.5 V or 2.7 V , serial-interface sequential access Flash memory ideally suited for a wide variety of digital voice-, image-, program code- and data-storage applications. The AT45DB161D supports RapidS serial interface for applications requiring very high speed operations. RapidS serial interface is SPI compatible for frequencies up to 66 MHz . Its $17,301,504$-bits of memory are organized as 4,096 pages of 512 -bytes or 528 -bytes each. In addition to the main memory, the AT45DB161D also contains two SRAM buffers of 512-/528-bytes each. The buffers allow the receiving of data while a page in the main Memory is being reprogrammed, as well as writing a continuous data stream. EEPROM emulation (bit or byte alterability) is easily handled with a self-contained three step read-modify-write

## adesto

operation. Unlike conventional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the Adesto DataFlash ${ }^{\circledR}$ uses a RapidS serial interface to sequentially access its data. The simple sequential access dramatically reduces active pin count, facilitates hardware layout, increases system reliability, minimizes switching noise, and reduces package size. The device is optimized for use in many commercial and industrial applications where high-density, low-pin count, low-voltage and low-power are essential.

To allow for simple in-system reprogrammability, the AT45DB161D does not require high input voltages for programming. The device operates from a single power supply, 2.5 V to 3.6 V or 2.7 V to 3.6 V , for both the program and read operations. The AT45DB161D is enabled through the chip select pin (CS) and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK).

All programming and erase cycles are self-timed.

## 2. Pin Configurations and Pinouts

Figure 2-1. TSOP Top View: Type 1


Figure 2-3. MLF (VDFN) Top View


Figure 2-2. BGA Package Ball-out (Top View)


Figure 2-4. SOIC Top View


Note: 1. The metal pad on the bottom of the MLF package is floating. This pad can be a "No Connect" or connected to GND

Table 2-1. Pin Configurations

| Symbol | Name and Function | Asserte d State | Type |
| :---: | :---: | :---: | :---: |
| $\overline{C S}$ | Chip Select: Asserting the $\overline{\mathrm{CS}}$ pin selects the device. When the $\overline{\mathrm{CS}}$ pin is deasserted, the device will be deselected and normally be placed in the standby mode (not Deep Power-Down mode), and the output pin (SO) will be in a high-impedance state. When the device is deselected, data will not be accepted on the input pin (SI). <br> A high-to-low transition on the $\overline{\mathrm{CS}}$ pin is required to start an operation, and a low-to-high transition is required to end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device will not enter the standby mode until the completion of the operation. | Low | Input |
| SCK | Serial Clock: This pin is used to provide a clock to the device and is used to control the flow of data to and from the device. Command, address, and input data present on the SI pin is always latched on the rising edge of SCK, while output data on the SO pin is always clocked out on the falling edge of SCK. | - | Input |
| SI | Serial Input: The SI pin is used to shift data into the device. The SI pin is used for all data input including command and address sequences. Data on the SI pin is always latched on the rising edge of SCK. | - | Input |
| SO | Serial Output: The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on the falling edge of SCK. | - | Outpu t |
| $\overline{W P}$ | Write Protect: When the $\overline{W P}$ pin is asserted, all sectors specified for protection by the Sector Protection Register will be protected against program and erase operations regardless of whether the Enable Sector Protection command has been issued or not. The WP pin functions independently of the software controlled protection method. After the $\overline{W P}$ pin goes low, the content of the Sector Protection Register cannot be modified. <br> If a program or erase command is issued to the device while the $\overline{W P}$ pin is asserted, the device will simply ignore the command and perform no operation. The device will return to the idle state once the $\overline{C S}$ pin has been deasserted. The Enable Sector Protection command and Sector Lockdown command, however, will be recognized by the device when the $\overline{W P}$ pin is asserted. <br> The $\overline{W P}$ pin is internally pulled-high and may be left floating if hardware controlled protection will not be used. However, it is recommended that the $\overline{\mathrm{WP}}$ pin also be externally connected to $\mathrm{V}_{\mathrm{CC}}$ whenever possible. | Low | Input |
| RESET | Reset: A low state on the reset pin ( $\overline{\mathrm{RESET}})$ will terminate the operation in progress and reset the internal state machine to an idle state. The device will remain in the reset condition as long as a low level is present on the RESET pin. Normal operation can resume once the RESET pin is brought back to a high level. <br> The device incorporates an internal power-on reset circuit, so there are no restrictions on the RESET pin during power-on sequences. If this pin and feature are not utilized it is recommended that the RESET pin be driven high externally. | Low | Input |
| RDY/BUSY | Ready/Busy: This open drain output pin will be driven low when the device is busy in an internally self-timed operation. This pin, which is normally in a high state (through an external pull-up resistor), will be pulled low during programming/erase operations, compare operations, and page-to-buffer transfers. <br> The busy status indicates that the Flash memory array and one of the buffers cannot be accessed; read and write operations to the other buffer can still be performed. | - | Outpu <br> t |
| $\mathrm{V}_{\text {cc }}$ | Device Power Supply: The $\mathrm{V}_{\mathrm{Cc}}$ pin is used to supply the source voltage to the device. <br> Operations at invalid $\mathrm{V}_{\mathrm{CC}}$ voltages may produce spurious results and should not be attempted. | - | Power |
| GND | Ground: The ground reference for the power supply. GND should be connected to the system ground. | - | Groun d |

## 3. Block Diagram



## 4. Memory Array

To provide optimal flexibility, the memory array of the AT45DB161D is divided into three levels of granularity comprising of sectors, blocks, and pages. The "Memory Architecture Diagram" illustrates the breakdown of each level and details the number of pages per sector and block. All program operations to the DataFlash occur on a page by page basis. The erase operations can be performed at the chip, sector, block or page level.

Figure 4-1. Memory Architecture Diagram

SECTOR ARCHITECTURE


PAGE ARCHITECTURE

|  | PAGE 0 |
| :---: | :---: |
|  | PAGE 1 |
| ソ | - |
| O | - |
|  | PAGE 6 |
|  | PAGE 7 |
|  | PAGE 8 |
|  | PAGE 9 |
| $\begin{aligned} & \text { y } \\ & 0 \\ & \text { © } \end{aligned}$ | - |
|  | - |
|  | PAGE 14 |
|  | PAGE 15 |
|  | PAGE 16 |
|  | PAGE 17 |
|  | PAGE 18 |
|  | - |
|  |  |
|  | PAGE 4,094 |
|  | PAGE 4,095 |

## 5. Device Operation

The device operation is controlled by instructions from the host processor. The list of instructions and their associated opcodes are contained in Table 15-1 on page 27 through Table 15-7 on page 30. A valid instruction starts with the falling edge of $\overline{\mathrm{CS}}$ followed by the appropriate 8 -bit opcode and the desired buffer or main memory address location. While the $\overline{\mathrm{CS}}$ pin is low, toggling the SCK pin controls the loading of the opcode and the desired buffer or main memory address location through the SI (serial input) pin. All instructions, addresses, and data are transferred with the most significant bit (MSB) first.

Buffer addressing for standard DataFlash page size (528-bytes) is referenced in the datasheet using the terminology BFA9 - BFA0 to denote the 10 address bits required to designate a byte address within a buffer. Main memory addressing is referenced using the terminology PA11-PA0 and BA9-BA0, where PA11-PA0 denotes the 12 address bits required to designate a page address and BA9-BA0 denotes the 10 address bits required to designate a byte address within the page.

For "Power of 2" binary page size (512-bytes) the Buffer addressing is referenced in the datasheet using the conventional terminology BFA8-BFAO to denote the nine address bits required to designate a byte address within a buffer. Main memory addressing is referenced using the terminology A20-A0, where A20-A9 denotes the 12 address bits required to designate a page address and A8-A0 denotes the nine address bits required to designate a byte address within a page.

## 6. Read Commands

By specifying the appropriate opcode, data can be read from the main memory or from either one of the two SRAM data buffers. The DataFlash supports RapidS protocols for Mode 0 and Mode 3. Please refer to the "Detailed Bitlevel Read Timing" diagrams in this datasheet for details on the clock cycle sequences for each mode.

### 6.1 Continuous Array Read (Legacy Command: E8H): Up to 66MHz

By supplying an initial starting address for the main memory array, the Continuous Array Read command can be utilized to sequentially read a continuous stream of data from the device by simply providing a clock signal; no additional addressing information or control signals need to be provided. The DataFlash incorporates an internal address counter that will automatically increment on every clock cycle, allowing one continuous read operation without the need of additional address sequences. To perform a continuous read from the standard DataFlash page size ( 528 -bytes), an opcode of E8H must be clocked into the device followed by three address bytes (which comprise the 24-bit page and byte address sequence) and four don't care bytes. The first 12 bits (PA11-PA0) of the 22-bit address sequence specify which page of the main memory array to read, and the last 10 bits (BA9BAO) of the 22 -bit address sequence specify the starting byte address within the page. To perform a continuous read from the binary page size (512-bytes), the opcode (E8H) must be clocked into the device followed by three address bytes and four don't care bytes. The first 12 bits (A20-A9) of the 21-bits sequence specify which page of the main memory array to read, and the last nine bits ( $\mathrm{A} 8-\mathrm{A} 0$ ) of the 21 -bits address sequence specify the starting byte address within the page. The don't care bytes that follow the address bytes are needed to initialize the read operation. Following the don't care bytes, additional clock pulses on the SCK pin will result in data being output on the SO (serial output) pin.
The $\overline{\mathrm{CS}}$ pin must remain low during the loading of the opcode, the address bytes, the don't care bytes, and the reading of data. When the end of a page in main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the $\overline{\mathrm{CS}}$ pin will terminate the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the $\mathrm{f}_{\mathrm{CAR} 1}$ specification. The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.

### 6.2 Continuous Array Read (High Frequency Mode: $0 B H$ ): Up to 66 MHz

This command can be used with the serial interface to read the main memory array sequentially in high speed mode for any clock frequency up to the maximum specified by $f_{C A R 1}$. To perform a continuous read array with the page size set to 528 -bytes, the $\overline{\mathrm{CS}}$ must first be asserted then an opcode OBH must be clocked into the device followed by three address bytes and a dummy byte. The first 12 bits (PA11-PA0) of the 22-bit address sequence specify which page of the main memory array to read, and the last 10 bits (BA9-BA0) of the 22-bit address sequence specify the starting byte address within the page. To perform a continuous read with the page size set to 512-bytes, the opcode, OBH, must be clocked into the device followed by three address bytes (A20-A0) and a dummy byte. Following the dummy byte, additional clock pulses on the SCK pin will result in data being output on the SO (serial output) pin.

The CS pin must remain low during the loading of the opcode, the address bytes, and the reading of data. When the end of a page in the main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array. A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the $f_{\text {CAR1 }}$ specification. The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.

### 6.3 Continuous Array Read (Low Frequency Mode: 03H): Up to 33MHz

This command can be used with the serial interface to read the main memory array sequentially without a dummy byte up to maximum frequencies specified by $\mathrm{f}_{\mathrm{CAR} 2}$. To perform a continuous read array with the page size set to 528 -bytes, the $\overline{\mathrm{CS}}$ must first be asserted then an opcode, 03 H , must be clocked into the device followed by three address bytes (which comprise the 24-bit page and byte address sequence). The first 12 bits (PA11-PA0) of the 22-bit address sequence specify which page of the main memory array to read, and the last 10 bits (BA9-BA0) of the 22 -bit address sequence specify the starting byte address within the page. To perform a continuous read with the page size set to 512 -bytes, the opcode, 03H, must be clocked into the device followed by three address bytes (A20-A0). Following the address bytes, additional clock pulses on the SCK pin will result in data being output on the SO (serial output) pin.
The CS pin must remain low during the loading of the opcode, the address bytes, and the reading of data. When the end of a page in the main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array. A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO). The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.

### 6.4 Main Memory Page Read

A main memory page read allows the user to read data directly from any one of the 4,096 pages in the main memory, bypassing both of the data buffers and leaving the contents of the buffers unchanged. To start a page read from the standard DataFlash page size (528-bytes), an opcode of D2H must be clocked into the device followed by three address bytes (which comprise the 24-bit page and byte address sequence) and four don't care bytes. The first 12 bits (PA11-PA0) of the 22-bit address sequence specify the page in main memory to be read, and the last 10 bits (BA9-BAO) of the 22-bit address sequence specify the starting byte address within that page. To start a page read from the binary page size (512-bytes), the opcode D2H must be clocked into the device followed by three address bytes and four don't care bytes. The first 12 bits (A20-A9) of the 21-bits sequence specify which page of the main memory array to read, and the last nine bits (A8-A0) of the 21 -bits address sequence specify the starting byte address within the page. The don't care bytes that follow the address bytes are sent to initialize the read operation. Following the don't care bytes, additional pulses on SCK result in data being output on the SO (serial output) pin. The $\overline{C S}$ pin must remain low during the loading of the opcode, the address bytes, the don't care bytes, and the reading of data. When the end of a page in main memory is reached, the device will continue reading back at the beginning of the same page. A low-to-high transition on the $\overline{\mathrm{CS}}$ pin will terminate the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Main Memory Page Read is defined by the $\mathrm{f}_{\text {Sck }}$ specification. The Main Memory Page Read bypasses both data buffers and leaves the contents of the buffers unchanged.

### 6.5 Buffer Read

The SRAM data buffers can be accessed independently from the main memory array, and utilizing the Buffer Read Command allows data to be sequentially read directly from the buffers. Four opcodes, D4H or D1H for buffer 1 and D6H or D3H for buffer 2 can be used for the Buffer Read Command. The use of each opcode depends on the maximum SCK frequency that will be used to read data from the buffer. The D4H and D6H opcode can be used at any SCK frequency up to the maximum specified by $\mathrm{f}_{\mathrm{CAR} 1}$. The D1H and D3H opcode can be used for lower frequency read operations up to the maximum specified by $f_{\text {CAR2 }}$.
To perform a buffer read from the standard DataFlash buffer (528-bytes), the opcode must be clocked into the device followed by three address bytes comprised of 14 don't care bits and 10 buffer address bits (BFA9 - BFAO). To perform a buffer read from the binary buffer (512-bytes), the opcode must be clocked into the device followed by three address bytes comprised of 15 don't care bits and nine buffer address bits (BFA8-BFA0). Following the address bytes, one don't care byte must be clocked in to initialize the read operation. The $\overline{\mathrm{CS}}$ pin must remain low during the loading of the opcode, the address bytes, the don't care bytes, and the reading of data. When the end of a buffer is reached, the device will continue reading back at the beginning of the buffer. A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO).

## 7. Program and Erase Commands

### 7.1 Buffer Write

Data can be clocked in from the input pin (SI) into either buffer 1 or buffer 2. To load data into the standard DataFlash buffer (528-bytes), a 1-byte opcode, 84 H for buffer 1 or 87 H for buffer 2, must be clocked into the device, followed by three address bytes comprised of 14 don't care bits and 10 buffer address bits (BFA9 - BFA0). The 10 buffer address bits specify the first byte in the buffer to be written. To load data into the binary buffers (512bytes each), a 1-byte opcode 84 H for buffer 1 or 87 H for buffer 2, must be clocked into the device, followed by three address bytes comprised of 15 don't care bits and nine buffer address bits (BFA8 - BFA0). The nine buffer address bits specify the first byte in the buffer to be written. After the last address byte has been clocked into the device, data can then be clocked in on subsequent clock cycles. If the end of the data buffer is reached, the device will wrap around back to the beginning of the buffer. Data will continue to be loaded into the buffer until a low-tohigh transition is detected on the $\overline{\mathrm{CS}}$ pin.

### 7.2 Buffer to Main Memory Page Program with Built-in Erase

Data written into either buffer 1 or buffer 2 can be programmed into the main memory. A 1-byte opcode, 83 H for buffer 1 or 86 H for buffer 2, must be clocked into the device. For the standard DataFlash page size (528-bytes), the opcode must be followed by three address bytes consist of two don't care bits, 12 page address bits (PA11-PA0) that specify the page in the main memory to be written and 10 don't care bits. To perform a buffer to main memory page program with built-in erase for the binary page size (512-bytes), the opcode 83 H for buffer 1 or 86 H for buffer 2, must be clocked into the device followed by three address bytes consisting of three don't care bits 12 page address bits (A20-A9) that specify the page in the main memory to be written and nine don't care bits. When a low-to-high transition occurs on the $\overline{\mathrm{CS}}$ pin, the part will first erase the selected page in main memory (the erased state is a logic 1) and then program the data stored in the buffer into the specified page in main memory. Both the erase and the programming of the page are internally self-timed and should take place in a maximum time of $t_{E P}$. During this time, the status register and the RDY/ $\overline{B U S Y}$ pin will indicate that the part is busy.

### 7.3 Buffer to Main Memory Page Program without Built-in Erase

A previously-erased page within main memory can be programmed with the contents of either buffer 1 or buffer 2. A 1-byte opcode, 88 H for buffer 1 or 89 H for buffer 2, must be clocked into the device. For the standard DataFlash page size (528-bytes), the opcode must be followed by three address bytes consist of two don't care bits, 12 page address bits (PA11-PA0) that specify the page in the main memory to be written and 10 don't care bits. To perform a buffer to main memory page program without built-in erase for the binary page size (512-bytes), the opcode 88 H for buffer 1 or 89 H for buffer 2 , must be clocked into the device followed by three address bytes consisting of three don't care bits, 12 page address bits (A20-A9) that specify the page in the main memory to be written and nine don't care bits. When a low-to-high transition occurs on the $\overline{\mathrm{CS}}$ pin, the part will program the data stored in the buffer into the specified page in the main memory. It is necessary that the page in main memory that is being programmed has been previously erased using one of the erase commands (Page Erase or Block Erase). The programming of the page is internally self-timed and should take place in a maximum time of $t_{p}$. During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.

### 7.4 Page Erase

The Page Erase command can be used to individually erase any page in the main memory array allowing the Buffer to Main Memory Page Program to be utilized at a later time. To perform a page erase in the standard DataFlash page size (528-bytes), an opcode of 81 H must be loaded into the device, followed by three address bytes comprised of two don't care bits, 12 page address bits (PA11-PA0) that specify the page in the main memory to be erased and 10 don't care bits. To perform a page erase in the binary page size (512-bytes), the opcode 81 H must be loaded into the device, followed by three address bytes consist of three don't care bits, 12
page address bits (A20 - A9) that specify the page in the main memory to be erased and nine don't care bits. When a low-to-high transition occurs on the $\overline{\mathrm{CS}}$ pin, the part will erase the selected page (the erased state is a logical 1 ). The erase operation is internally self-timed and should take place in a maximum time of $t_{\mathrm{PE}}$. During this time, the status register and the RDY/ $\overline{\mathrm{BUSY}}$ pin will indicate that the part is busy.

### 7.5 Block Erase

A block of eight pages can be erased at one time. This command is useful when large amounts of data has to be written into the device. This will avoid using multiple Page Erase Commands. To perform a block erase for the standard DataFlash page size ( 528 -bytes), an opcode of 50 H must be loaded into the device, followed by three address bytes comprised of two don't care bits, nine page address bits (PA11-PA3) and 13 don't care bits. The nine page address bits are used to specify which block of eight pages is to be erased. To perform a block erase for the binary page size (512-bytes), the opcode 50H must be loaded into the device, followed by three address bytes consisting of three don't care bits, nine page address bits (A20-A12) and 12 don't care bits. The nine page address bits are used to specify which block of eight pages is to be erased. When a low-to-high transition occurs on the $\overline{C S}$ pin, the part will erase the selected block of eight pages. The erase operation is internally self-timed and should take place in a maximum time of $\mathrm{t}_{\mathrm{BE}}$. During this time, the status register and the RDY/ $\overline{\mathrm{BUSY}}$ pin will indicate that the part is busy.

Table 7-1. Block Erase Addressing

| $\begin{aligned} & \text { PA11/ } \\ & \text { A20 } \end{aligned}$ | $\begin{gathered} \hline \text { PA10/ } \\ \text { A19 } \end{gathered}$ | $\begin{gathered} \text { PA9/ } \\ \text { A18 } \end{gathered}$ | $\begin{gathered} \text { PA8/ } \\ \text { A17 } \end{gathered}$ | $\begin{gathered} \text { PA7/ } \\ \text { A16 } \end{gathered}$ | $\begin{gathered} \hline \text { PA6/ } \\ \text { A15 } \end{gathered}$ | $\begin{gathered} \text { PA5/ } \\ \text { A14 } \end{gathered}$ | $\begin{aligned} & \text { PA4/ } \\ & \text { A13 } \end{aligned}$ | $\begin{gathered} \hline \text { PA3/ } \\ \text { A12 } \end{gathered}$ | $\begin{aligned} & \text { PA2/ } \\ & \text { A11 } \end{aligned}$ | $\begin{aligned} & \text { PA1/ } \\ & \text { A10 } \end{aligned}$ | $\begin{gathered} \text { PA0/ } \\ \text { A9 } \end{gathered}$ | Block |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | x | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | X | X | 2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | X | X | X | 3 |
| - | - | - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - | - | - |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | X | X | X | 508 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | X | x | X | 509 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | x | x | x | 510 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | x | x | x | 511 |

### 7.6 Sector Erase

The Sector Erase command can be used to individually erase any sector in the main memory. There are 16 sectors and only one sector can be erased at one time. To perform sector 0a or sector Ob erase for the standard DataFlash page size ( 528 -bytes), an opcode of 7 CH must be loaded into the device, followed by three address bytes comprised of two don't care bits, nine page address bits (PA11-PA3) and 13 don't care bits. To perform a sector $1-15$ erase, the opcode 7CH must be loaded into the device, followed by three address bytes comprised of two don't care bits, four page address bits (PA11-PA8) and 18 don't care bits. To perform sector 0a or sector 0b erase for the binary page size (512-bytes), an opcode of 7 CH must be loaded into the device, followed by three address bytes comprised of three don't care bit and nine page address bits (A20-A12) and 12 don't care bits. To perform a sector $1-15$ erase, the opcode 7 CH must be loaded into the device, followed by three address bytes comprised of 3 don't care bit and four page address bits (A20-A17) and 17 don't care bits. The page address bits are used to specify any valid address location within the sector which is to be erased. When a low-to-high transition occurs on the $\overline{C S}$ pin, the part will erase the selected sector. The erase operation is internally self-timed and should

## adesto

take place in a maximum time of $t_{S E}$. During this time, the status register and the RDY/ $\overline{B U S Y}$ pin will indicate that the part is busy.

Table 7-2. Sector Erase Addressing

| PA11/ | PA10/ | PA9/ | PA8/ | PA7/ | PA6/ | PA5/ | PA4/ | PA3/ | PA2/ | PA1/ | PA0/ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A20 | A19 | A18 | A17 | A16 | A15 | A14 | A13 | A12 | A11 | A10 | A9 | Sector |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 0 a |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | 0 b |
| 0 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | 1 |
| 0 | 0 | 1 | 0 | X | X | X | X | X | X | X | X | 2 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 1 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | 12 |
| 1 | 1 | 0 | 1 | X | X | X | X | X | X | X | X | 13 |
| 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | X | 14 |
| 1 | 1 | 1 | 1 | X | X | X | X | X | X | X | X | 15 |

### 7.7 Chip Erase ${ }^{(1)}$

The entire main memory can be erased at one time by using the Chip Erase command.
To execute the Chip Erase command, a 4-byte command sequence $\mathrm{C} 7 \mathrm{H}, 94 \mathrm{H}, 80 \mathrm{H}$ and 9 AH must be clocked into the device. Since the entire memory array is to be erased, no address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored. After the last bit of the opcode sequence has been clocked in, the $\overline{\mathrm{CS}}$ pin can be deasserted to start the erase process. The erase operation is internally self-timed and should take place in a time of $t_{C E}$. During this time, the Status Register will indicate that the device is busy.

The Chip Erase command will not affect sectors that are protected or locked down; the contents of those sectors will remain unchanged. Only those sectors that are not protected or locked down will be erased.

Note: 1. Refer to the errata regarding Chip Erase on page 50.
The $\overline{W P}$ pin can be asserted while the device is erasing, but protection will not be activated until the internal erase cycle completes.

Table 7-3. Chip Erase Command

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Chip Erase | C7H | 94 H | 80 H | 9 AH |

Figure 7-1. Chip Erase



Each transition
represents eight bits

Note: 1. Refer to the errata regarding Chip Erase on page 50

### 7.8 Main Memory Page Program Through Buffer

This operation is a combination of the Buffer Write and Buffer to Main Memory Page Program with Built-in Erase operations. Data is first clocked into buffer 1 or buffer 2 from the input pin (SI) and then programmed into a specified page in the main memory. To perform a main memory page program through buffer for the standard DataFlash page size (528-bytes), a 1-byte opcode, 82 H for buffer 1 or 85 H for buffer 2, must first be clocked into the device, followed by three address bytes. The address bytes are comprised of two don't care bits, 12 page address bits, (PA11-PA0) that select the page in the main memory where data is to be written, and 10 buffer address bits (BFA9-BFA0) that select the first byte in the buffer to be written. To perform a main memory page program through buffer for the binary page size (512-bytes), the opcode 82 H for buffer 1 or 85 H for buffer 2 , must be clocked into the device followed by three address bytes consisting of three don't care bits, 12 page address bits (A20-A9) that specify the page in the main memory to be written, and 9 buffer address bits (BFA8-BFA0) that selects the first byte in the buffer to be written. After all address bytes are clocked in, the part will take data from the input pins and store it in the specified data buffer. If the end of the buffer is reached, the device will wrap around back to the beginning of the buffer. When there is a low-to-high transition on the $\overline{\mathrm{CS}}$ pin, the part will first erase the selected page in main memory to all 1 s and then program the data stored in the buffer into that memory page. Both the erase and the programming of the page are internally self-timed and should take place in a maximum time of $t_{\text {EP }}$. During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.

## 8. Sector Protection

Two protection methods, hardware and software controlled, are provided for protection against inadvertent or erroneous program and erase cycles. The software controlled method relies on the use of software commands to enable and disable sector protection while the hardware controlled method employs the use of the Write Protect $(\overline{\mathrm{WP}})$ pin. The selection of which sectors that are to be protected or unprotected against program and erase operations is specified in the nonvolatile Sector Protection Register. The status of whether or not sector protection has been enabled or disabled by either the software or the hardware controlled methods can be determined by checking the Status Register.

### 8.1 Software Sector Protection

### 8.1.1 Enable Sector Protection Command

Sectors specified for protection in the Sector Protection Register can be protected from program and erase operations by issuing the Enable Sector Protection command. To enable the sector protection using the software controlled method, the $\overline{C S}$ pin must first be asserted as it would be with any other command. Once the $\overline{\mathrm{CS}}$ pin has been asserted, the appropriate 4-byte command sequence must be clocked in via the input pin (SI). After the last bit of the command sequence has been clocked in, the $\overline{C S}$ pin must be deasserted after which the sector protection will be enabled.

Table 8-1. Enable Sector Protection Command

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Enable Sector Protection | $3 D H$ | $2 A H$ | $7 F H$ | A9H |

Figure 8-1. Enable Sector Protection


### 8.1.2 Disable Sector Protection Command

To disable the sector protection using the software controlled method, the $\overline{\mathrm{CS}}$ pin must first be asserted as it would be with any other command. Once the $\overline{C S}$ pin has been asserted, the appropriate 4-byte sequence for the Disable Sector Protection command must be clocked in via the input pin (SI). After the last bit of the command sequence has been clocked in, the $\overline{\mathrm{CS}}$ pin must be deasserted after which the sector protection will be disabled. The $\overline{\mathrm{WP}}$ pin must be in the deasserted state; otherwise, the Disable Sector Protection command will be ignored.
Table 8-2. Disenable Sector Protection Command

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Disable Sector Protection | 3DH | 2 AH | 7 FH | 9 AH |

Figure 8-2. Disable Sector Protection


SI $\times \mathbb{X X X}$| $\begin{array}{c}\text { Opcode } \\ \text { Byte 1 }\end{array}$ |
| :---: |
| $\begin{array}{c}\text { Opcode } \\ \text { Byte 2 }\end{array}$ |
| $\begin{array}{c}\text { Opcode } \\ \text { Byte 3 }\end{array}$ |
| $\begin{array}{c}\text { Opcode } \\ \text { Byte 4 }\end{array}$ |

Each transition
represents eight bits

### 8.1.3 Various Aspects About Software Controlled Protection

Software controlled protection is useful in applications in which the WP pin is not or cannot be controlled by a host processor. In such instances, the WP pin may be left floating (the WP pin is internally pulled high) and sector protection can be controlled using the Enable Sector Protection and Disable Sector Protection commands.

If the device is power cycled, then the software controlled protection will be disabled. Once the device is powered up, the Enable Sector Protection command should be reissued if sector protection is desired and if the $\overline{\mathrm{WP}}$ pin is not used.

## 9. Hardware Controlled Protection

Sectors specified for protection in the Sector Protection Register and the Sector Protection Register itself can be protected from program and erase operations by asserting the $\overline{W P}$ pin and keeping the pin in its asserted state. The Sector Protection Register and any sector specified for protection cannot be erased or reprogrammed as long as the WP pin is asserted. In order to modify the Sector Protection Register, the WP pin must be deasserted. If the $\overline{W P}$ pin is permanently connected to GND, then the content of the Sector Protection Register cannot be changed. If the $\overline{\mathrm{WP}}$ pin is deasserted, or permanently connected to $\mathrm{V}_{\mathrm{CC}}$, then the content of the Sector Protection Register can be modified.
The $\overline{W P}$ pin will override the software controlled protection method but only for protecting the sectors. For example, if the sectors were not previously protected by the Enable Sector Protection command, then simply asserting the $\overline{W P}$ pin would enable the sector protection within the maximum specified $t_{\text {WPE }}$ time. When the $\overline{W P}$ pin is deasserted; however, the sector protection would no longer be enabled (after the maximum specified $\mathrm{t}_{\text {wPD }}$ time) as long as the Enable Sector Protection command was not issued while the WP pin was asserted. If the Enable Sector Protection command was issued before or while the $\overline{W P}$ pin was asserted, then simply deasserting the $\overline{W P}$ pin would not disable the sector protection. In this case, the Disable Sector Protection command would need to be issued while the $\overline{W P}$ pin is deasserted to disable the sector protection. The Disable Sector Protection command is also ignored whenever the $\overline{W P}$ pin is asserted.

A noise filter is incorporated to help protect against spurious noise that may inadvertently assert or deassert the $\overline{\mathrm{WP}}$ pin.

The table below details the sector protection status for various scenarios of the $\overline{\mathrm{WP}}$ pin, the Enable Sector Protection command, and the Disable Sector Protection command.

Figure 9-1. $\overline{W P}$ Pin and Protection Status


Table 9-1. $\overline{\mathrm{WP}}$ Pin and Protection Status

| Time <br> Period | WP Pin | Enable Sector Protection Command | Disable Sector <br> Protection Command | Sector <br> Protection <br> Status | Sector <br> Protection <br> Register |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | High | Command Not Issued Previously | X | Disabled | Read/Write <br> Disabled <br> Enabled |
|  |  |  |  |  |  |
| Read/Write |  |  |  |  |  |

### 9.1 Sector Protection Register

The nonvolatile Sector Protection Register specifies which sectors are to be protected or unprotected with either the software or hardware controlled protection methods. The Sector Protection Register contains 16-bytes of data, of which byte locations 0 through 15 contain values that specify whether sectors 0 through 15 will be protected or unprotected. The Sector Protection Register is user modifiable and must first be erased before it can be reprogrammed. Table 9-3 illustrates the format of the Sector Protection Register.:

Table 9-2. Sector Protection Register

| Sector Number | $0(0 a, 0 b)$ | 1 to 15 |
| :--- | :---: | :---: |
| Protected | See Table 9-3 | FFH |
| Unprotected |  | 00 H |

Table 9-3. Sector 0 (0a, Ob)

|  | 0a | Ob | Bit 3, 2 | Bit 1, 0 | Data Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | (Page 0-7) | (Page 8-255) |  |  |  |
|  | Bit 7, 6 | Bit 5, 4 |  |  |  |
| Sectors 0a, Ob Unprotected | 00 | 00 | xx | xx | 0xH |
| Protect Sector 0a | 11 | 00 | xx | XX | CxH |
| Protect Sector Ob (Page 8-255) | 00 | 11 | xx | xx | 3 XH |
| Protect Sectors 0a (Page 0-7), 0b (Page 8-255) ${ }^{(1)}$ | 11 | 11 | xx | xX | FxH |

Note: 1. The default value for bytes 0 through 15 when shipped from Adesto is 00 H x = don't care

### 9.1.1 Erase Sector Protection Register Command

In order to modify and change the values of the Sector Protection Register, it must first be erased using the Erase Sector Protection Register command.
To erase the Sector Protection Register, the $\overline{C S}$ pin must first be asserted as it would be with any other command. Once the $\overline{\mathrm{CS}}$ pin has been asserted, the appropriate 4-byte opcode sequence must be clocked into the device via the SI pin. The 4-byte opcode sequence must start with 3DH and be followed by $2 \mathrm{AH}, 7 \mathrm{FH}$, and CFH . After the last bit of the opcode sequence has been clocked in, the $\overline{\mathrm{CS}}$ pin must be deasserted to initiate the internally self-timed erase cycle. The erasing of the Sector Protection Register should take place in a time of $t_{\text {PE }}$, during which time the Status Register will indicate that the device is busy. If the device is powered-down before the completion of the erase cycle, then the contents of the Sector Protection Register cannot be guaranteed.

The Sector Protection Register can be erased with the sector protection enabled or disabled. Since the erased state (FFH) of each byte in the Sector Protection Register is used to indicate that a sector is specified for protection, leaving the sector protection enabled during the erasing of the register allows the protection scheme to be more effective in the prevention of accidental programming or erasing of the device. If for some reason an erroneous program or erase command is sent to the device immediately after erasing the Sector Protection Register and before the register can be reprogrammed, then the erroneous program or erase command will not be processed because all sectors would be protected.
Table 9-4. Erase Sector Protection Register Command

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Erase Sector Protection Register | 3DH | $2 A H$ | 7FH | CFH |

Figure 9-2. Erase Sector Protection Register


### 9.1.2 Program Sector Protection Register Command

Once the Sector Protection Register has been erased, it can be reprogrammed using the Program Sector Protection Register command.

To program the Sector Protection Register, the $\overline{C S}$ pin must first be asserted and the appropriate 4-byte opcode sequence must be clocked into the device via the SI pin. The 4-byte opcode sequence must start with 3DH and be followed by 2AH, 7FH, and FCH. After the last bit of the opcode sequence has been clocked into the device, the data for the contents of the Sector Protection Register must be clocked in. As described in Section 9.1, the Sector Protection Register contains 16 -bytes of data, so 16 -bytes must be clocked into the device. The first byte of data corresponds to sector 0 , the second byte corresponds to sector 1 , and so on with the last byte of data corresponding to sector 15 .
After the last data byte has been clocked in, the $\overline{\mathrm{CS}}$ pin must be deasserted to initiate the internally self-timed program cycle. The programming of the Sector Protection Register should take place in a time of $\mathrm{t}_{\mathrm{p}}$, during which time the Status Register will indicate that the device is busy. If the device is powered-down during the program cycle, then the contents of the Sector Protection Register cannot be guaranteed.
If the proper number of data bytes is not clocked in before the $\overline{C S}$ pin is deasserted, then the protection status of the sectors corresponding to the bytes not clocked in can not be guaranteed. For example, if only the first two bytes are clocked in instead of the complete 16-bytes, then the protection status of the last 14 sectors cannot be
guaranteed. Furthermore, if more than 16 -bytes of data is clocked into the device, then the data will wrap back around to the beginning of the register. For instance, if 17 -bytes of data are clocked in, then the $17^{\text {th }}$ byte will be stored at byte location 0 of the Sector Protection Register.
If a value other than 00 H or FFH is clocked into a byte location of the Sector Protection Register, then the protection status of the sector corresponding to that byte location cannot be guaranteed. For example, if a value of 17 H is clocked into byte location 2 of the Sector Protection Register, then the protection status of sector 2 cannot be guaranteed.

The Sector Protection Register can be reprogrammed while the sector protection enabled or disabled. Being able to reprogram the Sector Protection Register with the sector protection enabled allows the user to temporarily disable the sector protection to an individual sector rather than disabling sector protection completely.

The Program Sector Protection Register command utilizes the internal SRAM buffer 1 for processing. Therefore, the contents of the buffer 1 will be altered from its previous state when this command is issued.
Table 9-5. Program Sector Protection Register Command

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Program Sector Protection Register | 3DH | 2 AH | $7 F H$ | FCH |

Figure 9-3. Program Sector Protection Register


### 9.1.3 Read Sector Protection Register Command

To read the Sector Protection Register, the $\overline{\mathrm{CS}}$ pin must first be asserted. Once the $\overline{\mathrm{CS}}$ pin has been asserted, an opcode of 32 H and three dummy bytes must be clocked in via the SI pin. After the last bit of the opcode and dummy bytes have been clocked in, any additional clock pulses on the SCK pins will result in data for the content of the Sector Protection Register being output on the SO pin. The first byte corresponds to sector $0(0 \mathrm{a}, \mathrm{Ob})$, the second byte corresponds to sector 1 and the last byte (byte 16) corresponds to sector 15 . Once the last byte of the Sector Protection Register has been clocked out, any additional clock pulses will result in undefined data being output on the SO pin. The $\overline{\mathrm{CS}}$ must be deasserted to terminate the Read Sector Protection Register operation and put the output into a high-impedance state.

Table 9-6. Read Sector Protection Register Command

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Read Sector Protection Register | 32 H | xxH | xxH | xxH |

Note: $\quad$ xx $=$ Dummy Byte
Figure 9-4. Read Sector Protection Register


Each transition
represents eight bits

### 9.1.4 Various Aspects About the Sector Protection Register

The Sector Protection Register is subject to a limit of 10,000 erase/program cycles. Users are encouraged to carefully evaluate the number of times the Sector Protection Register will be modified during the course of the applications' life cycle. If the application requires that the Sector Protection Register be modified more than the specified limit of 10,000 cycles because the application needs to temporarily unprotect individual sectors (sector protection remains enabled while the Sector Protection Register is reprogrammed), then the application will need to limit this practice. Instead, a combination of temporarily unprotecting individual sectors along with disabling sector protection completely will need to be implemented by the application to ensure that the limit of 10,000 cycles is not exceeded.

## 10. Security Features

### 10.1 Sector Lockdown

The device incorporates a Sector Lockdown mechanism that allows each individual sector to be permanently locked so that it becomes read only. This is useful for applications that require the ability to permanently protect a number of sectors against malicious attempts at altering program code or security information. Once a sector is locked down, it can never be erased or programmed, and it can never be unlocked.
To issue the Sector Lockdown command, the $\overline{\mathrm{CS}}$ pin must first be asserted as it would be for any other command. Once the $\overline{\mathrm{CS}}$ pin has been asserted, the appropriate 4-byte opcode sequence must be clocked into the device in the correct order. The 4-byte opcode sequence must start with 3DH and be followed by 2AH, 7FH, and 30H. After the last byte of the command sequence has been clocked in, then three address bytes specifying any address within the sector to be locked down must be clocked into the device. After the last address bit has been clocked in, the $\overline{\mathrm{CS}}$ pin must then be deasserted to initiate the internally self-timed lockdown sequence.

The lockdown sequence should take place in a maximum time of $t_{p}$, during which time the Status Register will indicate that the device is busy. If the device is powered-down before the completion of the lockdown sequence, then the lockdown status of the sector cannot be guaranteed. In this case, it is recommended that the user read the Sector Lockdown Register to determine the status of the appropriate sector lockdown bits or bytes and reissue the Sector Lockdown command if necessary.
Table 10-1. Sector Lockdown

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Sector Lockdown | $3 D H$ | 2 AH | 7 FH | 30 H |

Figure 10-1. Sector Lockdown


### 10.1.1 Sector Lockdown Register

Sector Lockdown Register is a nonvolatile register that contains 16-bytes of data, as shown below:
Table 10-2. Sector Lockdown Register

| Sector Number | 0 (0a, Ob) | 1 to 15 |
| :--- | :---: | :---: |
| Locked | See Below | FFH |
| Unlocked |  | 00 H |

Table 10-3. Sector 0 (0a, 0b)

|  | 0a | Ob | Bit 3, 2 | Bit 1, 0 | Data Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | (Page 0-7) | (Page 8-255) |  |  |  |
|  | Bit 7, 6 | Bit 5, 4 |  |  |  |
| Sectors 0a, Ob Unlocked | 00 | 00 | 00 | 00 | OOH |
| Sector 0a Locked (Page 0-7) | 11 | 00 | 00 | 00 | COH |
| Sector Ob Locked (Page 8-255) | 00 | 11 | 00 | 00 | 30 H |
| Sectors 0a, Ob Locked (Page 0-255) | 11 | 11 | 00 | 00 | FOH |

### 10.1.2 Reading the Sector Lockdown Register

The Sector Lockdown Register can be read to determine which sectors in the memory array are permanently locked down. To read the Sector Lockdown Register, the $\overline{\mathrm{CS}}$ pin must first be asserted. Once the $\overline{\mathrm{CS}}$ pin has been asserted, an opcode of 35 H and three dummy bytes must be clocked into the device via the SI pin. After the last bit of the opcode and dummy bytes have been clocked in, the data for the contents of the Sector Lockdown Register will be clocked out on the SO pin. The first byte corresponds to sector $0(0 \mathrm{a}, \mathrm{Ob})$ the second byte corresponds to sector 1 and the las byte (byte 16) corresponds to sector 15. After the last byte of the Sector Lockdown Register has been read, additional pulses on the SCK pin will simply result in undefined data being output on the SO pin.

Deasserting the $\overline{C S}$ pin will terminate the Read Sector Lockdown Register operation and put the SO pin into a high-impedance state.
Table 10-4 details the values read from the Sector Lockdown Register.
Table 10-4. Sector Lockdown Register

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Read Sector Lockdown Register | 35 H | xxH | xxH | xxH |

Note: $\quad x x=$ Dummy Byte
Figure 10-2. Read Sector Lockdown Register


Each transition represents eight bits

### 10.2 Security Register

The device contains a specialized Security Register that can be used for purposes such as unique device serialization or locked key storage. The register is comprised of a total of 128-bytes that is divided into two portions. The first 64-bytes (byte locations 0 through 63) of the Security Register are allocated as a one-time user programmable space. Once these 64-bytes have been programmed, they cannot be reprogrammed. The remaining 64-bytes of the register (byte locations 64 through 127) are factory programmed by Adesto and will contain a unique value for each device. The factory programmed data is fixed and cannot be changed.

Table 10-5. Security Register

|  | Security Register Byte Number |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | $\cdots$ | 62 | 63 | 64 | 65 | $\cdots$ | 126 | 127 |
| Data Type | One-time User Programmable Programmed By Adesto |  |  |  |  |  |  |  |  |  |

### 10.2.1 Programming the Security Register

The user programmable portion of the Security Register does not need to be erased before it is programmed.
To program the Security Register, the $\overline{C S}$ pin must first be asserted and the appropriate 4-byte opcode sequence must be clocked into the device in the correct order. The 4-byte opcode sequence must start with 9BH and be followed by $00 \mathrm{H}, 00 \mathrm{H}$, and 00 H . After the last bit of the opcode sequence has been clocked into the device, the data for the contents of the 64-byte user programmable portion of the Security Register must be clocked in.

After the last data byte has been clocked in, the $\overline{\mathrm{CS}}$ pin must be deasserted to initiate the internally self-timed program cycle. The programming of the Security Register should take place in a time of $t_{p}$, during which time the Status Register will indicate that the device is busy. If the device is powered-down during the program cycle, then the contents of the 64-byte user programmable portion of the Security Register cannot be guaranteed.

If the full 64-bytes of data is not clocked in before the $\overline{\mathrm{CS}}$ pin is deasserted, then the values of the byte locations not clocked in cannot be guaranteed. For example, if only the first two bytes are clocked in instead of the complete 64-bytes, then the remaining 62-bytes of the user programmable portion of the Security Register cannot be guaranteed. Furthermore, if more than 64-bytes of data is clocked into the device, then the data will wrap back around to the beginning of the register. For instance, if 65 -bytes of data are clocked in, then the $65^{\text {th }}$ byte will be stored at byte location 0 of the Security Register.

The user programmable portion of the Security Register can only be programmed one time. Therefore, it is not possible to only program the first two bytes of the register and then program the remaining 62-bytes at a later time.

The Program Security Register command utilizes the internal SRAM buffer 1 for processing. Therefore, the contents of the buffer 1 will be altered from its previous state when this command is issued.

Figure 10-3. Program Security Register


### 10.2.2 Reading the Security Register

The Security Register can be read by first asserting the $\overline{C S}$ pin and then clocking in an opcode of 77 H followed by three dummy bytes. After the last don't care bit has been clocked in, the content of the Security Register can be clocked out on the SO pins. After the last byte of the Security Register has been read, additional pulses on the SCK pin will simply result in undefined data being output on the SO pins.
Deasserting the $\overline{C S}$ pin will terminate the Read Security Register operation and put the SO pins into a highimpedance state.

Figure 10-4. Read Security Register


## 11. Additional Commands

### 11.1 Main Memory Page to Buffer Transfer

A page of data can be transferred from the main memory to either buffer 1 or buffer 2. To start the operation for the standard DataFlash page size (528-bytes), a 1-byte opcode, 53 H for buffer 1 and 55 H for buffer 2, must be clocked into the device, followed by three address bytes comprised of two don't care bits, 12 page address bits (PA11 PAO), which specify the page in main memory that is to be transferred, and 10 don't care bits. To perform a main memory page to buffer transfer for the binary page size (512-bytes), the opcode 53 H for buffer 1 or 55 H for buffer 2 , must be clocked into the device followed by three address bytes consisting of three don't care bits, 12 page address bits (A20-A9) which specify the page in the main memory that is to be transferred, and nine don't care bits. The $\overline{C S}$ pin must be low while toggling the SCK pin to load the opcode and the address bytes from the input pin (SI). The transfer of the page of data from the main memory to the buffer will begin when the $\overline{\mathrm{CS}}$ pin transitions from a low to a high state. During the transfer of a page of data ( $\mathrm{t}_{\mathrm{XFR}}$ ), the status register can be read or the RDY/BUSY can be monitored to determine whether the transfer has been completed.

### 11.2 Main Memory Page to Buffer Compare

A page of data in main memory can be compared to the data in buffer 1 or buffer 2. To initiate the operation for standard DataFlash page size, a 1-byte opcode, 60 H for buffer 1 and 61 H for buffer 2, must be clocked into the device, followed by three address bytes consisting of two don't care bits, 12 page address bits (PA11-PA0) that specify the page in the main memory that is to be compared to the buffer, and 10 don't care bits. To start a main memory page to buffer compare for a binary page size, the opcode 60 H for buffer 1 or 61 H for buffer 2, must be clocked into the device followed by three address bytes consisting of three don't care bits, 12 page address bits (A20 - A9) that specify the page in the main memory that is to be compared to the buffer, and nine don't care bits. The $\overline{\mathrm{CS}}$ pin must be low while toggling the SCK pin to load the opcode and the address bytes from the input pin (SI). On the low-to-high transition of the $\overline{\mathrm{CS}}$ pin, the data bytes in the selected main memory page will be compared with the data bytes in buffer 1 or buffer 2 . During this time ( $\mathrm{t}_{\text {сомр }}$ ), the status register and the RDY/ $\overline{\mathrm{BUSY}}$ pin will indicate that the part is busy. On completion of the compare operation, bit six of the status register is updated with the result of the compare.

### 11.3 Auto Page Rewrite

This mode is only needed if multiple bytes within a page or multiple pages of data are modified in a random fashion within a sector. This mode is a combination of two operations: Main Memory Page to Buffer Transfer and Buffer to Main Memory Page Program with Built-in Erase. A page of data is first transferred from the main memory to buffer 1 or buffer 2, and then the same data (from buffer 1 or buffer 2) is programmed back into its original page of main memory. To start the rewrite operation for standard DataFlash page size ( 528 -bytes), a 1-byte opcode, 58 H for buffer 1 or 59 H for buffer 2, must be clocked into the device, followed by three address bytes comprised of two don't care bits, 12 page address bits (PA11-PA0) that specify the page in main memory to be rewritten and 10 don't care bits. To initiate an auto page rewrite for a binary page size (512-bytes), the opcode 58 H for buffer 1 or 59 H for buffer 2, must be clocked into the device followed by three address bytes consisting of three don't care bits, 12 page address bits (A20 - A9) that specify the page in the main memory that is to be written and nine don't care bits. When a low-to-high transition occurs on the $\overline{\mathrm{CS}}$ pin, the part will first transfer data from the page in main memory to a buffer and then program the data from the buffer back into same page of main memory. The operation is internally self-timed and should take place in a maximum time of $\mathrm{t}_{\text {EP }}$. During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.

If a sector is programmed or reprogrammed sequentially page by page, then the programming algorithm shown in Figure 25-1 (page 42) is recommended. Otherwise, if multiple bytes in a page or several pages are programmed randomly in a sector, then the programming algorithm shown in Figure $25-2$ (page 43) is recommended. Each page within a sector must be updated/rewritten at least once within every 20,000 cumulative page erase/program operations in that sector. Please contact Adesto for availability of devices that are specified to exceed the 20K cycle cumulative limit.

### 11.4 Status Register Read

The status register can be used to determine the device's ready/busy status, page size, a Main Memory Page to Buffer Compare operation result, the Sector Protection status or the device density. The Status Register can be read at any time, including during an internally self-timed program or erase operation. To read the status register, the $\overline{C S}$ pin must be asserted and the opcode of D7H must be loaded into the device. After the opcode is clocked in, the 1-byte status register will be clocked out on the output pin (SO), starting with the next clock cycle. The data in the status register, starting with the MSB (bit seven), will be clocked out on the SO pin during the next eight clock cycles. After the one byte of the status register has been clocked out, the sequence will repeat itself (as long as $\overline{\mathrm{CS}}$ remains low and SCK is being toggled). The data in the status register is constantly updated, so each repeating sequence will output new data.

Ready/busy status is indicated using bit seven of the status register. If bit seven is a one, then the device is not busy and is ready to accept the next command. If bit seven is a zero, then the device is in a busy state. Since the data in the status register is constantly updated, the user must toggle SCK pin to check the ready/busy status. There are several operations that can cause the device to be in a busy state: Main Memory Page to Buffer Transfer, Main Memory Page to Buffer Compare, Buffer to Main Memory Page Program, Main Memory Page Program through Buffer, Page Erase, Block Erase, Sector Erase, Chip Erase and Auto Page Rewrite.
The result of the most recent Main Memory Page to Buffer Compare operation is indicated using bit 6 of the status register. If bit six is a zero, then the data in the main memory page matches the data in the buffer. If bit six is a one, then at least one bit of the data in the main memory page does not match the data in the buffer.

Bit one in the Status Register is used to provide information to the user whether or not the sector protection has been enabled or disabled, either by software-controlled method or hardware-controlled method. A logic 1 indicates that sector protection has been enabled and logic 0 indicates that sector protection has been disabled.

Bit zero in the Status Register indicates whether the page size of the main memory array is configured for "power of 2" binary page size (512-bytes) or standard DataFlash page size (528-bytes). If bit zero is a one, then the page size is set to 512 -bytes. If bit zero is a zero, then the page size is set to 528 -bytes.

The device density is indicated using bits five, four, three, and two of the status register. For the AT45DB161D, the four bits are 1011 The decimal value of these four binary bits does not equate to the device density; the four bits represent a combinational code relating to differing densities of DataFlash devices. The device density is not the same as the density code indicated in the JEDEC device ID information. The device density is provided only for backward compatibility.
Table 11-1. Status Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RDY/ $\overline{\text { BUSY }}$ | COMP | 1 | 0 | 1 | 1 | PROTECT | PAGE SIZE |

## 12. Deep Power-down

After initial power-up, the device will default in standby mode. The Deep Power-down command allows the device to enter into the lowest power consumption mode. To enter the Deep Power-down mode, the $\overline{\mathrm{CS}}$ pin must first be asserted. Once the $\overline{\mathrm{CS}}$ pin has been asserted, an opcode of B9H command must be clocked in via input pin (SI). After the last bit of the command has been clocked in, the $\overline{C S}$ pin must be de-asserted to initiate the Deep Powerdown operation. After the $\overline{C S}$ pin is de-asserted, the will device enter the Deep Power-down mode within the maximum $t_{\text {EDPD }}$ time. Once the device has entered the Deep Power-down mode, all instructions are ignored except for the Resume from Deep Power-down command.
Table 12-1. Deep Power-down

| Command | Opcode |
| :--- | :---: |
| Deep Power-down | B9H |

Figure 12-1. Deep Power-down


### 12.1 Resume from Deep Power-down

The Resume from Deep Power-down command takes the device out of the Deep Power-down mode and returns it to the normal standby mode. To Resume from Deep Power-down mode, the $\overline{\mathrm{CS}}$ pin must first be asserted and an opcode of ABH command must be clocked in via input pin (SI). After the last bit of the command has been clocked in, the $\overline{\mathrm{CS}}$ pin must be de-asserted to terminate the Deep Power-down mode. After the $\overline{\mathrm{CS}}$ pin is de-asserted, the device will return to the normal standby mode within the maximum $t_{\text {RDPD }}$ time. The $\overline{C S}$ pin must remain high during the $t_{\text {RDPD }}$ time before the device can receive any commands. After resuming form Deep Power-down, the device will return to the normal standby mode.

Table 12-2. Resume from Deep Power-down

| Command | Opcode |
| :--- | :---: |
| Resume from Deep Power-down | ABH |

Figure 12-2. Resume from Deep Power-Down


## 13. "Power of 2" Binary Page Size Option

"Power of 2" binary page size Configuration Register is a user-programmable nonvolatile register that allows the page size of the main memory to be configured for binary page size (512-bytes) or standard DataFlash page size (528-bytes). The "power of 2 " page size is a one-time programmable configuration register and once the device is configured for "power of 2" page size, it cannot be reconfigured again. The devices are initially shipped with the page size set to 528 -bytes. The user has the option of ordering binary page size (512 bytes) devices from the factory. For details, please refer to Section 26. "Ordering Information" on page 44.

For the binary "power of 2" page size to become effective, the following steps must be followed:

1. Program the one-time programmable configuration resister using opcode sequence 3DH, $2 \mathrm{AH}, 80 \mathrm{H}$ and A6H (please see Section 13.1).
2. Power cycle the device (i.e. power down and power up again).
3. User can now program the page for the binary page size.

If the above steps are not followed in setting the the page size prior to page programming, user may expect incorrect data during a read operation.

### 13.1 Programming the Configuration Register

To program the Configuration Register for "power of 2" binary page size, the $\overline{\mathrm{CS}}$ pin must first be asserted as it would be with any other command. Once the $\overline{C S}$ pin has been asserted, the appropriate 4-byte opcode sequence must be clocked into the device in the correct order. The 4-byte opcode sequence must start with 3DH and be followed by $2 \mathrm{AH}, 80 \mathrm{H}$, and A 6 H . After the last bit of the opcode sequence has been clocked in, the $\overline{\mathrm{CS}}$ pin must be deasserted to initiate the internally self-timed program cycle. The programming of the Configuration Register should take place in a time of $t_{p}$, during which time the Status Register will indicate that the device is busy. The device must be power cycled after the completion of the program cycle to set the "power of 2 " page size. If the device is powered-down before the completion of the program cycle, then setting the Configuration Register cannot be guaranteed. However, the user should check bit zero of the status register to see whether the page size was configured for binary page size. If not, the command can be re-issued again.
Table 13-1. Programming the Configuration Register

| Command | Byte 1 | Byte 2 | Byte 3 | Byte 4 |
| :--- | :---: | :---: | :---: | :---: |
| Power of Two Page Size | $3 D H$ | 2 AH | 80 H | A6H |

Figure 13-1. Erase Sector Protection Register


## 14. Manufacturer and Device ID Read

Identification information can be read from the device to enable systems to electronically query and identify the device while it is in system. The identification method and the command opcode comply with the JEDEC standard for "Manufacturer and Device ID Read Methodology for SPI Compatible Serial Interface Memory Devices". The type of information that can be read from the device includes the JEDEC defined Manufacturer ID, the vendor specific Device ID, and the vendor specific Extended Device Information.
To read the identification information, the $\overline{\mathrm{CS}}$ pin must first be asserted and the opcode of 9FH must be clocked into the device. After the opcode has been clocked in, the device will begin outputting the identification data on the SO pin during the subsequent clock cycles. The first byte that will be output will be the Manufacturer ID followed by two bytes of Device ID information. The fourth byte output will be the Extended Device Information String Length, which will be 00 H indicating that no Extended Device Information follows. As indicated in the JEDEC standard, reading the Extended Device Information String Length and any subsequent data is optional.

Deasserting the $\overline{\mathrm{CS}}$ pin will terminate the Manufacturer and Device ID Read operation and put the SO pin into a high-impedance state. The $\overline{\mathrm{CS}}$ pin can be deasserted at any time and does not require that a full byte of data be read.

### 14.1 Manufacturer and Device ID Information

| Hex <br> Value | JEDEC Assigned Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| $1 F H$ | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |


| Hex <br> Value | Family Code |  |  | Density Code |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 26 H | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |


| Hex <br> Value | MLC Code |  |  | Product Version Code |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| 00 H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Hex <br> Value | Byte Count |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| 00 H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |


| Family Code | $001=$ DataFlash |
| :--- | :---: |
| Density Code | $00110=16-\mathrm{Mbit}$ |


| MLC Code | $000=1$-bit/Cell Technology |
| :--- | ---: |
| Product Version | $00000=$ Initial Version |




[^0]
### 14.2 Operation Mode Summary

The commands described previously can be grouped into four different categories to better describe which commands can be executed at what times.

Group A commands consist of:

1. Main Memory Page Read
2. Continuous Array Read
3. Read Sector Protection Register
4. Read Sector Lockdown Register
5. Read Security Register

Group B commands consist of:

1. Page Erase
2. Block Erase
3. Sector Erase
4. Chip Erase
5. Main Memory Page to Buffer 1 (or 2) Transfer
6. Main Memory Page to Buffer 1 (or 2) Compare
7. Buffer 1 (or 2) to Main Memory Page Program with Built-in Erase
8. Buffer 1 (or 2) to Main Memory Page Program without Built-in Erase
9. Main Memory Page Program through Buffer 1 (or 2)
10. Auto Page Rewrite

Group C commands consist of:

1. Buffer 1 (or 2 ) Read
2. Buffer 1 (or 2) Write
3. Status Register Read
4. Manufacturer and Device ID Read

Group D commands consist of:

1. Erase Sector Protection Register
2. Program Sector Protection Register
3. Sector Lockdown
4. Program Security Register

If a Group A command is in progress (not fully completed), then another command in Group A, B, C, or D should not be started. However, during the internally self-timed portion of Group B commands, any command in Group C can be executed. The Group B commands using buffer 1 should use Group C commands using buffer 2 and vice versa. Finally, during the internally self-timed portion of a Group D command, only the Status Register Read command should be executed.

## 15. Command Tables

Table 15-1. Read Commands

| Command | Opcode |
| :--- | :---: |
| Main Memory Page Read | D2H |
| Continuous Array Read (Legacy Command) | E8H |
| Continuous Array Read (Low Frequency) | 03H |
| Continuous Array Read (High Frequency) | 0BH |
| Buffer 1 Read (Low Frequency) | D1H |
| Buffer 2 Read (Low Frequency) | D3H |
| Buffer 1 Read | D4H |
| Buffer 2 Read | D6H |

Table 15-2. Program and Erase Commands

| Command | Opcode |
| :--- | :---: |
| Buffer 1 Write | 84 H |
| Buffer 2 Write | 87 H |
| Buffer 1 to Main Memory Page Program with Built-in Erase | 83 H |
| Buffer 2 to Main Memory Page Program with Built-in Erase | 86 H |
| Buffer 1 to Main Memory Page Program without Built-in Erase | 88 H |
| Buffer 2 to Main Memory Page Program without Built-in Erase | 89 H |
| Page Erase | 81 H |
| Block Erase | 50 H |
| Sector Erase | 7 CH |
| Chip Erase | $\mathrm{C} 7 \mathrm{H}, 94 \mathrm{H}, 80 \mathrm{H}, 9 \mathrm{AH}$ |
| Main Memory Page Program Through Buffer 1 | 82 H |
| Main Memory Page Program Through Buffer 2 | 85 H |

Table 15-3. Protection and Security Commands

| Command | Opcode |
| :--- | :---: |
| Enable Sector Protection | $3 \mathrm{DH}+2 \mathrm{AH}+7 \mathrm{FH}+\mathrm{A9H}$ |
| Disable Sector Protection | $3 \mathrm{DH}+2 \mathrm{AH}+7 \mathrm{FH}+9 \mathrm{AH}$ |
| Erase Sector Protection Register | $3 \mathrm{DH}+2 \mathrm{AH}+7 \mathrm{FH}+\mathrm{CFH}$ |
| Program Sector Protection Register | $3 \mathrm{DH}+2 \mathrm{AH}+7 \mathrm{FH}+\mathrm{FCH}$ |
| Read Sector Protection Register | 32 H |
| Sector Lockdown | $3 \mathrm{DH}+2 \mathrm{AH}+7 \mathrm{FH}+30 \mathrm{H}$ |
| Read Sector Lockdown Register | 35 H |
| Program Security Register | $9 \mathrm{BH}+00 \mathrm{H}+00 \mathrm{H}+00 \mathrm{H}$ |
| Read Security Register | 77 H |

Table 15-4. Additional Commands

| Command | Opcode |
| :--- | :---: |
| Main Memory Page to Buffer 1 Transfer | 53 H |
| Main Memory Page to Buffer 2 Transfer | 55 H |
| Main Memory Page to Buffer 1 Compare | 60 H |
| Main Memory Page to Buffer 2 Compare | 61 H |
| Auto Page Rewrite through Buffer 1 | 58 H |
| Auto Page Rewrite through Buffer 2 | 59 H |
| Deep Power-down | $\mathrm{B9H}$ |
| Resume from Deep Power-down | ABH |
| Status Register Read | D 7 H |
| Manufacturer and Device ID Read | 9 FH |

Table 15-5. Legacy Commands ${ }^{(1)}$

| Command | Opcode |
| :--- | :---: |
| Buffer 1 Read | 54 H |
| Buffer 2 Read | 56 H |
| Main Memory Page Read | 52 H |
| Continuous Array Read | 68 H |
| Status Register Read ${ }^{(2)}$ | 57 H |

Notes: 1. These legacy commands are not recommended for new designs
2. Refer to the Revision History table on page 49

Table 15-6. Detailed Bit-level Addressing Sequence for Binary Page Size (512-Bytes)

| Page Size = 512-bytes |  |  |  |  |  |  |  |  | Address Byte |  |  |  |  |  |  | Address Byte |  |  |  |  |  |  |  | Address Byte |  |  |  |  |  |  |  | Additional Don't Care Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Opco de | Opcode |  |  |  |  |  |  |  |  |  | $\stackrel{\circ}{\ll}$ |  | $\frac{\infty}{\mathbb{<}}$ | $\frac{N}{4} \frac{0}{4}$ |  |  | $\frac{n}{<} \frac{\forall}{4}$ | $\frac{m}{4}$ | $\frac{N}{\mathbb{C}} \frac{\Gamma}{\mathbb{4}}$ |  |  | O |  | ¢ |  | \% 8 | ¢ | \% |  | ¢ |  |  |
| 03h | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A |  | A | A | A | A | A | A | A | A | N/A |
| OBh | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | A | A | A | A | A | A | A | A | A | 1 |
| 50h | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | x | x | x | x | x | x | x | $x$ | x | $x$ | x | x | N/A |
| 53h | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | x | x | $x$ | x | x | x | x | $x$ | x | N/A |
| 55h | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | $x$ | $x$ | $x$ | $x$ | x | x | $x$ | x | $x$ | N/A |
| 58h | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | $x$ | x | x | $x$ | $x$ | $x$ | $x$ | x | x | N/A |
| 59h | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | $x$ | $x$ | $x$ | x | $x$ | $x$ | $x$ | x | x | N/A |
| 60h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | $x$ | $x$ | x | $x$ | x | x | $x$ | x | $x$ | N/A |
| 61h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | $x \quad \mathrm{x}$ | x | A | A | A | A | A |  | A A | A $A$ | A | A | A | A | $x$ | $x$ | x | x | $x$ | x | $x$ | x | $x$ | N/A |
| 77h | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $x$ x | x | x | x | x | x | x | x | x x | $x$ x | x | x | x | x | $x$ | x | x | x | x | x | $x$ | x | x | N/A |
| 7Ch | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | $x$ x | x | A | A | A | A | x |  | x x | $\mathrm{x} \times$ | x | x | x | $x$ | $x$ | $x$ | x | $x$ | x | $x$ | $x$ | $x$ | $x$ | N/A |
| 81h | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $x \quad x$ | x | A | A | A | A | A |  | A A | A A | A | A | A | A | $X$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | x | x | N/A |
| 82h | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | A | A | A | A | A | A | A | A | A | N/A |
| 83h | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $x$ x | x | A | A | A | A | A |  | A A | A $A$ | A | A | A | A | X | $x$ | $x$ | x | $x$ | $x$ | $x$ | $x$ | $x$ | N/A |
| 84h | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $x$ x | x | $x$ | $x$ | $x$ | $x$ |  |  | $\times \mathrm{x}$ | $x$ x | x | x | x | x | A | A | A | A | A | A | A | A | A | N/A |
| 85h | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | A | A | A | A | A | A | A | A | A | N/A |
| 86h | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $x \quad x$ | x | A | A | A | A | A |  | A A | A $A$ | A | A | A | A | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | N/A |
| 87h | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $x$ x | x | x | x | x | x | x |  | x x | $\mathrm{x} \times$ | x | $x$ | x | x | A | A | A | A | A | A | A | A | A | N/A |
| 88h | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | x | $x$ | N/A |
| 89h | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $x \quad x$ | x | A | A | A | A | A |  | A A | A A | A | A | A | A | x | x | x | $x$ | $x$ | $x$ | $x$ | $x$ | x | N/A |
| 9Fh | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | N/A |  |  |  |  |  |  |  | N/A |  |  |  |  |  |  |  | N/A |  |  |  |  |  |  | N/A |
| B9h | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | N/A |  |  |  |  |  |  |  | N/A |  |  |  |  |  |  |  | N/A |  |  |  |  |  |  | N/A |
| ABh | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | N/A |  |  |  |  |  |  |  | N/A |  |  |  |  |  |  |  | N/A |  |  |  |  |  |  | N/A |
| D1h | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $x$ x | x | x | x | x | x | x |  | x x | $x$ x | x | x | x | x | A | A | A | A | A | A | A | A | A | N/A |
| D2h | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $x$ x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | A | A | A | A | A | A | A | A | A | 4 |
| D3h | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $x \quad x$ | x | $x$ | $x$ | $x$ | $x$ | x |  | $x$ x | $x$ x | $x$ | x | $x$ | x | A |  | A | A | A | A | A | A | A | N/A |
| D4h | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $x \quad x$ | x | $x$ | x | x | x | x |  | $x$ x | $x$ x | $x$ | x | x | x | A | A | A | A | A | A | A | A | A | 1 |
| D6h | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $x \quad \mathrm{x}$ | x | x | X | x | x | x |  | $x$ x | $x$ x | x | x | x | x | A | A | A | A | A | A | A | A | A | 1 |
| D7h | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | N/A |  |  |  |  |  |  |  | N/A |  |  |  |  |  |  |  | N/A |  |  |  |  |  |  | N/A |
| E8h | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | x x | x | A | A | A | A | A |  | A A | A A | A | A | A | A | A | A | A | A | A | A | A | A | A | 4 |

Notes: $\mathrm{x}=$ Don't Care

Table 15-7. Detailed Bit-level Addressing Sequence for Standard DataFlash Page Size (528-Bytes)


Notes: $\mathrm{P}=$ Page Address Bit $\mathrm{B}=$ Byte/Buffer Address Bit $\mathrm{X}=$ Don't Care

## 16. Power-on/Reset State

When power is first applied to the device, or when recovering from a reset condition, the device will default to Mode 3. In addition, the output pin (SO) will be in a high impedance state, and a high-to-low transition on the $\overline{\mathrm{CS}}$ pin will be required to start a valid instruction. The mode (Mode 3 or Mode 0 ) will be automatically selected on every falling edge of $\overline{\mathrm{CS}}$ by sampling the inactive clock state.

### 16.1 Initial Power-up/Reset Timing Restrictions

At power up, the device must not be selected until the supply voltage reaches the $\mathrm{V}_{\mathrm{CC}}$ (min.) and further delay of $\mathrm{t}_{\mathrm{VcsL}}$. During power-up, the internal Power-on Reset circuitry keeps the device in reset mode until the $\mathrm{V}_{\mathrm{CC}}$ rises above the Power-on Reset threshold value ( $\mathrm{V}_{\mathrm{POR}}$ ). At this time, all operations are disabled and the device does not respond to any commands. After power up is applied and the $\mathrm{V}_{\mathrm{CC}}$ is at the minimum operating voltage $\mathrm{V}_{\mathrm{CC}}$ (min.), the $t_{\text {VcsL }}$ delay is required before the device can be selected in order to perform a read operation.
Similarly, the $\mathrm{t}_{\text {PUw }}$ delay is required after the $\mathrm{V}_{\mathrm{CC}}$ rises above the Power-on Reset threshold value $\left(\mathrm{V}_{\mathrm{POR}}\right)$ before the device can perform a write (Program or Erase) operation. After initial power-up, the device will default in Standby mode.

Table 16-1. Initial Power-up/Reset Timing Restrictions

| Symbol | Parameter | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {VCSL }}$ | $\mathrm{V}_{\text {CC }}$ (min.) to Chip Select low | 70 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {PUW }}$ | Power-Up Device Delay before Write Allowed |  |  | 20 | ms |
| $\mathrm{~V}_{\text {POR }}$ | Power-ON Reset Voltage | 1.5 |  | 2.5 | V |

## 17. System Considerations

The RapidS serial interface is controlled by the clock SCK, serial input SI and chip select $\overline{\mathrm{CS}}$ pins. These signals must rise and fall monotonically and be free from noise. Excessive noise or ringing on these pins can be misinterpreted as multiple edges and cause improper operation of the device. The PC board traces must be kept to a minimum distance or appropriately terminated to ensure proper operation. If necessary, decoupling capacitors can be added on these pins to provide filtering against noise glitches.
As system complexity continues to increase, voltage regulation is becoming more important. A key element of any voltage regulation scheme is its current sourcing capability. Like all Flash memories, the peak current for DataFlash occur during the programming and erase operation. The regulator needs to supply this peak current requirement. An under specified regulator can cause current starvation. Besides increasing system noise, current starvation during programming or erase can lead to improper operation and possible data corruption.

## 18. Electrical Specifications

Table 18-1. Absolute Maximum Ratings*

| Temperature under Bias ................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- |
| Storage Temperature..................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| All Input Voltages (except $\mathrm{V}_{\mathrm{CC}}$ but including NC pins) |
| with Respect to Ground..............-0.6 V to +6.25 V |
| All Output Voltages |
| with Respect to Ground ..............-0.6V to $\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$ |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. The "Absolute Maximum Ratings" are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Voltage Extremes referenced in the "Absolute Maximum Ratings" are intended to accommodate short duration undershoot/overshoot conditions and does not imply or guarantee functional device operation at these levels for any extended period of time

Table 18-2. DC and AC Operating Range

|  |  | AT45DB161D (2.5V Version) | AT45DB161D |
| :--- | :--- | :---: | :---: |
| Operating Temperature (Case) | Ind. | $-40 \cdot \mathrm{C}$ to $85 \cdot \mathrm{C}$ | $-40 \cdot \mathrm{C}$ to $85 \cdot \mathrm{C}$ |
| $\mathrm{V}_{\text {CC }}$ Power Supply | 2.5 V to 3.6 V | 2.7 V to 3.6 V |  |

Table 18-3. DC Characteristics

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {DP }}$ | Deep Power-down Current | $\overline{C S}, \overline{R E S E T}, \overline{W P}=V_{I H}$, all inputs at CMOS levels |  | 15 | 25 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB }}$ | Standby Current | $\overline{\mathrm{CS}}, \overline{\mathrm{RESET}}, \overline{\mathrm{WP}}=\mathrm{V}_{\mathrm{IH}}$, all inputs at CMOS levels |  | 25 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{ICCl}^{(1)}$ | Active Current, Read Operation | $\begin{aligned} & f=20 \mathrm{MHz} ; \mathrm{l}_{\text {OUT }}=0 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{aligned}$ |  | 7 | 10 | mA |
|  |  | $\begin{aligned} & \mathrm{f}=33 \mathrm{MHz} ; \mathrm{l}_{\text {OUT }}=0 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{aligned}$ |  | 8 | 12 | mA |
|  |  | $\begin{aligned} & f=50 \mathrm{MHz} ; \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{cc}}=3.6 \mathrm{~V} \end{aligned}$ |  | 10 | 14 | mA |
|  |  | $\begin{aligned} & \mathrm{f}=66 \mathrm{MHz} ; \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{aligned}$ |  | 11 | 15 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Active Current, Program/Erase Operation | $\mathrm{V}_{C C}=3.6 \mathrm{~V}$ |  | 12 | 17 | mA |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=$ CMOS levels |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LO }}$ | Output Leakage Current | $\mathrm{V}_{1 / \mathrm{O}}=$ CMOS levels |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $\mathrm{V}_{C C} \times 0.7$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ |  |  | V |

Notes: 1. $\mathrm{I}_{\mathrm{CC} 1}$ during a buffer read is 20 mA maximum @ 20 MHz
2. All inputs (SI, SCK, CS\#, WP\#, and RESET\#) are guaranteed by design to be 5 V tolerant

Table 18-4. AC Characteristics - RapidS/Serial Interface

| Symbol | Parameter | AT45DB161D (2.5V Version) |  |  | AT45DB161D |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {SCK }}$ | SCK Frequency |  |  | 50 |  |  | 66 | MHz |
| $\mathrm{f}_{\text {CAR1 }}$ | SCK Frequency for Continuous Array Read |  |  | 50 |  |  | 66 | MHz |
| $\mathrm{f}_{\text {CAR2 }}$ | SCK Frequency for Continuous Array Read (Low Frequency) |  |  | 33 |  |  | 33 | MHz |
| $t_{\text {WH }}$ | SCK High Time | 6.8 |  |  | 6.8 |  |  | ns |
| $t_{\text {WL }}$ | SCK Low Time | 6.8 |  |  | 6.8 |  |  | ns |
| $\mathrm{t}_{\text {SCKR }}{ }^{(1)}$ | SCK Rise Time, Peak-to-Peak (Slew Rate) | 0.1 |  |  | 0.1 |  |  | V/ns |
| $\mathrm{t}_{\text {SCKF }}{ }^{(1)}$ | SCK Fall Time, Peak-to-Peak (Slew Rate) | 0.1 |  |  | 0.1 |  |  | V/ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Minimum $\overline{\mathrm{CS}}$ High Time | 50 |  |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{CSs}}$ | $\overline{\mathrm{CS}}$ Setup Time | 5 |  |  | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | $\overline{\mathrm{CS}}$ Hold Time | 5 |  |  | 5 |  |  | ns |
| $\mathrm{t}_{\text {CSB }}$ | $\overline{\mathrm{CS}}$ High to RDY/BUSY Low |  |  | 100 |  |  | 100 | ns |
| $\mathrm{t}_{\text {SU }}$ | Data In Setup Time | 2 |  |  | 2 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data In Hold Time | 3 |  |  | 3 |  |  | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Output Hold Time | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {DIS }}$ | Output Disable Time |  | 27 | 35 |  | 27 | 35 | ns |
| $\mathrm{t}_{\mathrm{V}}$ | Output Valid |  |  | 8 |  |  | 6 | ns |
| $\mathrm{t}_{\text {WPE }}$ | $\overline{\text { WP Low to Protection Enabled }}$ |  |  | 1 |  |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {WPD }}$ | $\overline{\text { WP High to Protection Disabled }}$ |  |  | 1 |  |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {EDPD }}$ | $\overline{\mathrm{CS}}$ High to Deep Power-down Mode |  |  | 3 |  |  | 3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RDPD }}$ | $\overline{\text { CS }}$ High to Standby Mode |  |  | 35 |  |  | 35 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {XFR }}$ | Page to Buffer Transfer Time |  |  | 200 |  |  | 200 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {COMP }}$ | Page to Buffer Compare Time |  |  | 200 |  |  | 200 | $\mu \mathrm{s}$ |
| $t_{\text {EP }}$ | Page Erase and Programming Time (512-/528-bytes) |  | 17 | 40 |  | 17 | 40 | ms |
| $t_{p}$ | Page Programming Time (512-/528-bytes) |  | 3 | 6 |  | 3 | 6 | ms |
| $t_{\text {PE }}$ | Page Erase Time (512-/528-bytes) |  | 15 | 35 |  | 15 | 35 | ms |
| $t_{\text {BE }}$ | Block Erase Time (4096-/4224-bytes) |  | 45 | 100 |  | 45 | 100 | ms |
| $\mathrm{t}_{\text {SE }}$ | Sector Erase Time (131,072/135,168-bytes) |  | 0.7 | 1.3 |  | 0.7 | 1.3 | s |
| $\mathrm{t}_{\mathrm{CE}}$ | Chip Erase Time |  | 12 | 25 |  | 12 | 25 | s |
| $\mathrm{t}_{\text {RST }}$ | $\overline{\text { RESET Pulse Width }}$ | 10 |  |  | 10 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {REC }}$ | $\overline{\text { RESET Recovery Time }}$ |  |  | 1 |  |  | 1 | $\mu \mathrm{s}$ |

Note: 1. Values are based on device characterization, not $100 \%$ tested in production

## adesto

## 19. Input Test Waveforms and Measurement Levels


$\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}<2 \mathrm{~ns}$ (10\% to $90 \%$ )

## 20. Output Test Load



## 21. AC Waveforms

Six different timing waveforms are shown on page 32. Waveform 1 shows the SCK signal being low when $\overline{\mathrm{CS}}$ makes a high-to-low transition, and waveform 2 shows the SCK signal being high when CS makes a high-to-low transition. In both cases, output SO becomes valid while the SCK signal is still low (SCK low time is specified as $t_{w L}$ ). Timing waveforms 1 and 2 conform to RapidS serial interface but for frequencies up to 66 MHz . Waveforms 1 and 2 are compatible with SPI Mode 0 and SPI Mode 3, respectively.

Waveform 3 and waveform 4 illustrate general timing diagram for RapidS serial interface. These are similar to waveform 1 and waveform 2, except that output SO is not restricted to become valid during the $\mathrm{t}_{\mathrm{wL}}$ period. These timing waveforms are valid over the full frequency range (maximum frequency $=66 \mathrm{MHz}$ ) of the RapidS serial case.

### 21.1 Waveform 1 - SPI Mode 0 Compatible (for frequencies up to 66MHz)



### 21.2 Waveform 2 - SPI Mode 3 Compatible (for frequencies up to 66 MHz )


21.3 Waveform 3 - RapidS Mode $0\left(\mathrm{~F}_{\mathrm{MAX}}=66 \mathrm{MHz}\right)$

21.4 Waveform 4 - RapidS Mode $3\left(\mathrm{~F}_{\text {MAX }}=66 \mathrm{MHz}\right)$


### 21.5 Utilizing the RapidS Function

To take advantage of the RapidS function's ability to operate at higher clock frequencies, a full clock cycle must be used to transmit data back and forth across the serial bus. The DataFlash is designed to always clock its data out on the falling edge of the SCK signal and clock data in on the rising edge of SCK.

For full clock cycle operation to be achieved, when the DataFlash is clocking data out on the falling edge of SCK, the host controller should wait until the next falling edge of SCK to latch the data in. Similarly, the host controller should clock its data out on the rising edge of SCK in order to give the DataFlash a full clock cycle to latch the incoming data in on the next rising edge of SCK.

Figure 21-1. RapidS Mode
Slave $\overline{C S}$ D


MOSI $=$ Master Out, Slave In
MISO = Master In, Slave Out
The Master is the host controller and the Slave is the DataFlash
The Master always clocks data out on the rising edge of SCK and always clocks data in on the falling edge of SCK.
The Slave always clocks data out on the falling edge of SCK and always clocks data in on the rising edge of SCK.
A. Master clocks out first bit of BYTE-MOSI on the rising edge of SCK
B. Slave clocks in first bit of BYTE-MOSI on the next rising edge of SCK
C. Master clocks out second bit of BYTE-MOSI on the same rising edge of SCK
D. Last bit of BYTE-MOSI is clocked out from the Master
E. Last bit of BYTE-MOSI is clocked into the slave
F. Slave clocks out first bit of BYTE-SO
G. Master clocks in first bit of BYTE-SO
H. Slave clocks out second bit of BYTE-SO
I. Master clocks in last bit of BYTE-SO

### 21.6 Reset Timing



Note: The $\overline{\mathrm{CS}}$ signal should be in the high state before the $\overline{\mathrm{RESET}}$ signal is deasserted
21.7 Command Sequence for Read/Write Operations for Page Size 512-Bytes (Except Status Register Read, Manufacturer and Device ID Read)


21.8 Command Sequence for Read/Write Operations for Page Size 528-Bytes (Except Status Register Read, Manufacturer and Device ID Read)


## 22. Write Operations

The following block diagram and waveforms illustrate the various write sequences available.


### 22.1 Buffer Write



### 22.2 Buffer to Main Memory Page Program (Data from Buffer Programmed into Flash Page)



## 23. Read Operations

The following block diagram and waveforms illustrate the various read sequences available.


### 23.1 Main Memory Page Read



SO (OUTPUT)


### 23.2 Main Memory Page to Buffer Transfer (Data from Flash Page Read into Buffer)

Starts reading page data into buffer


SO (OUTPUT)

### 23.3 Buffer Read



SO (OUTPUT)

$Х \times$ Each transition represents eights bits

## 24. Detailed Bit-level Read Waveform -

 RapidS Serial Interface Mode 0/Mode 324.1 Continuous Array Read (Legacy Opcode E8H)

$$
\overline{\mathrm{Cs}}
$$




24.2 Continuous Array Read (Opcode OBH)

24.3 Continuous Array Read (Low Frequency: Opcode 03H)


### 24.4 Main Memory Page Read (Opcode: D2H)


24.5 Buffer Read (Opcode D4H or D6H)

24.6 Buffer Read (Low Frequency: Opcode D1H or D3H)

24.7 Read Sector Protection Register (Opcode 32H)

24.8 Read Sector Lockdown Register (Opcode 35H)
 sck $\mathrm{K} \times \mathrm{x} \times \mathrm{M}$

24.9 Read Security Register (Opcode 77H)

24.10 Status Register Read (Opcode D7H)

24.11 Manufacturer and Device Read (Opcode 9FH)


Note: Each transition $X$ shown for SI and SO represents one byte (8-bits)

## 25. Auto Page Rewrite Flowchart

Figure 25-1. Algorithm for Programming or Reprogramming of the Entire Array Sequentially


Notes: 1. This type of algorithm is used for applications in which the entire array is programmed sequentially, filling the array page-by-page
2. A page can be written using either a Main Memory Page Program operation or a Buffer Write operation followed by a Buffer to Main Memory Page Program operation
3. The algorithm above shows the programming of a single page. The algorithm will be repeated sequentially for each page within the entire array

Figure 25-2. Algorithm for Randomly Modifying Data


Notes: 1. To preserve data integrity, each page of an DataFlash sector must be updated/rewritten at least once within every 10,000 cumulative page erase and program operations
2. A Page Address Pointer must be maintained to indicate which page is to be rewritten. The Auto Page Rewrite command must use the address specified by the Page Address Pointer
3. Other algorithms can be used to rewrite portions of the Flash array. Low-power applications may choose to wait until 10,000 cumulative page erase and program operations have accumulated before rewriting all pages of the sector. See application note AN-4 ("Using Adesto's Serial DataFlash") for more details

## 26. Ordering Information

### 26.1 Ordering Code Detail



## Device Revision

### 26.2 Green Package Options (Pb/Halide-free/RoHS Compliant)

| Ordering Code ${ }^{(1)(2)}$ | Package | Lead Finish | Operating Voltage | $\mathrm{f}_{\text {SCK }}(\mathrm{MHz})$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AT45DB161D-MU AT45DB161D-MU-SL954 ${ }^{(3)}$ AT45DB161D-MU-SL955 ${ }^{(4)}$ | 8M1-A | Matte Sn | 2.7V to 3.6V | 66 | Industrial (-40.C to 85.C) 2.7 V to 3.6 V |
| AT45DB161D-SU <br> AT45DB161D-SU-SL954 ${ }^{(3)}$ <br> AT45DB161D-SU-SL955 ${ }^{(4)}$ | 8S2 |  |  |  |  |
| AT45DB161D-TU | 28T |  |  |  |  |
| AT45DB161D-MU-2.5 | 8M1-A | Matte Sn | 2.5 V to 3.6V | 50 |  |
| AT45DB161D-SU-2.5 | 8S2 |  |  |  |  |
| AT45DB161D-TU-2.5 | 28T |  |  |  |  |
| AT45DB161D-CU | 24C1 | Matte Sn | 2.7V to 3.6V | 66 |  |

Notes: 1. The shipping carrier option is not marked on the devices
2. Standard parts are shipped with the page size set to 528 -bytes. The user is able to configure these parts to a 512byte page size if desired
3. Parts ordered with suffix SL954 are shipped in bulk with the page size set to 512-bytes. Parts will have a 954 or SL954 marked on them
4. Parts ordered with suffix SL955 are shipped in tape and reel with the page size set to 512-bytes. Parts will have a 954 or SL954 marked on them

| Package Type |  |
| :--- | :--- |
| 8M1-A | 8-pad, $6 \times 5 \times 1.00 \mathrm{~mm}$ Body, Very Thin Dual Flat Package No Lead MLF ${ }^{\text {TM }}$ (VDFN) |
| 8S2 | 8-lead, 0.209 " Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC) |
| $28 T$ | 28-lead, $8 \mathrm{~mm} \times 13.4 \mathrm{~mm}$, Plastic Thin Small Outline Package, Type I (TSOP) |
| 24 C 1 | $24-$ Ball, $6 \mathrm{~mm} \times 8 \mathrm{~mm} \times 1,4 \mathrm{~mm}$ Ball Grid Array with a 1 mm pitch $5 \times 5$ Ball Matrix |

## 27. Packaging Information

### 27.1 8M1-A - MLF (VDFN)



## adesto <br> remmoonsts



TOP VIEW
$e$


SIDE VIEW



END VIEW

| COMMON DIMENSIONS <br> (Unit of Measure $=\mathrm{mm}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | NOM | MAX | NOTE |  |  |
| A | 1.70 |  | 2.16 |  |  |  |
| A1 | 0.05 |  | 0.25 |  |  |  |
| b | 0.35 |  | 0.48 | 4 |  |  |
| C | 0.15 |  | 0.35 | 4 |  |  |
| D | 5.13 |  | 5.35 |  |  |  |
| E1 | 5.18 |  | 5.40 | 2 |  |  |
| E | 7.70 |  | 8.26 |  |  |  |
| L | 0.51 |  | 0.85 |  |  |  |
| q | $0^{\circ}$ |  | $8^{\circ}$ |  |  |  |
| e | 1.27 BSC |  |  |  |  | 3 |

Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.
2. Mismatch of the upper and lower dies and resin burrs aren't included.
3. Determines the true geometric position.
4. Values $b, C$ apply to plated terminal. The standard thickness of the plating layer shall measure between 0.007 to .021 mm .

4/15/08
adesto
Package Drawing Contact: contact@adestotech.com

TITLE
8S2, 8-lead, 0.208" Body, Plastic Small Outline Package (EIAJ)

GPC
STN

DRAWING NO. REV.
8S2 F

### 27.3 28T - TSOP, Type 1



Notes: 1. This package conforms to JEDEC reference MO-183.
2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on $E$ is 0.15 mm per side and on D 1 is 0.25 mm per side.
3 . Lead coplanarity is 0.10 mm maximum.


12/06/02


Dimensions in Millimeters and (Inches).
Controlling dimension: Millimeters.


| adesto ${ }^{\text {m" }}$ Package Drawing Contact: contact@adestotech.com | TITLE <br> 24C1, 24-ball ( $5 \times 5$ Array), $6 \times 8 \times 1.4$ mm Body, 1.0 mm Ball Pitch Chip-scale Ball Grid Array Package (CBGA) | DRAWING NO. $24 \mathrm{C} 1$ | $\begin{gathered} \text { REV. } \\ \text { A } \end{gathered}$ |
| :---: | :---: | :---: | :---: |

## 28. Revision History

| Doc. Rev. | Date | Comments |
| :---: | :---: | :---: |
| 3500P | 5/2013 | Added "Not Recommended for New Designs. Updated registered trademark logo, copyright dates, document file dates and file name. |
| 35000 | 11/2012 | Update to Adesto Technologies. |
| 3500N | 05/2010 | Changed $\mathrm{t}_{\mathrm{SE}}$ (Typ) 1.6 to 0.7 and (Max) 5 to 1.3 <br> Changed $\mathrm{t}_{\mathrm{CE}}$ (Typ) TBD to 12 and (Max) TBD to 25 <br> Changed from 10,000 to 20,000 cumulative page erase/program operations and added the please contact Adesto statement in section 11.3 |
| 3500M | 04/2009 | Updated Absolute Maximum Ratings Added 24C1 24 Ball BGA package Option Deleted DataFlash Card Package Option Removed Chip Erase Errata |
| 3500L | 03/2009 | Changed Deep Power-Down Current values <br> - Increased typical value from $5 \mu \mathrm{~A}$ to $15 \mu \mathrm{~A}$ <br> - Increased maximum value from $15 \mu \mathrm{~A}$ to $25 \mu \mathrm{~A}$ |
| 3500K | 02/2009 | Changed t ${ }_{\text {DIS }}$ (Typ and Max) to 27ns and 35ns, respectively |
| 3500J | 04/2008 | Added part number ordering code details for suffixes SL954/955 Added ordering code details |
| 35001 | 08/2007 | Added additional text to "power of 2" binary page size option <br> Removed SER/BYTE statement from SI and SO pin descriptions in Table 2-1 <br> Changed $t_{\text {vscl }}$ from $50 \mu$ s to $70 \mu \mathrm{~s}$ <br> Changed $\mathrm{t}_{\mathrm{XFR}}$ and $\mathrm{t}_{\mathrm{COMP}}$ values from $400 \mu \mathrm{~s}$ to $200 \mu \mathrm{~s}$ <br> Changed $\mathrm{t}_{\text {RDPD }}$ from $30 \mu \mathrm{~s}$ to $35 \mu \mathrm{~s}$ |
| 3500 H | 08/2006 | Added $\mathrm{t}_{\text {SCKR }}$ and $\mathrm{t}_{\text {SCKF }}$ parameters to Table 18-4 |
| 3500G | 08/2006 | Added errata regarding Chip Erase |
| 3500F | 07/2006 | Corrected typographical errors |
| 3500E | 05/2006 | Added Legacy Status Register Read opcode 57H. This opcode is supported on devices with date code 0636 and later |
| 3500D | 02/2006 | Changed part 2 of the device ID to 00 H |
| 3500C | 01/2006 | Added text, in "Programming the Configuration Register", to indicate that power cycling is required to switch to "power of 2" page size after the opcode enable has been executed Added "Legacy Commands" table |
| 3500B | 11/2005 | Added 2.5V-3.6V operating range Changed $\mathrm{t}_{\mathrm{VCSL}}$ from $30 \mu \mathrm{~s}$ to $50 \mu \mathrm{~s}$ min Changed $t_{\text {Puw }}$ from 10 ms to 20 ms max Changed $\mathrm{t}_{\text {DIS }}$ from 8 ns to $6 \mathrm{~ns} \max (2.7 \mathrm{~V}$ device) Changed $\mathrm{t}_{\mathrm{V}}$ from 8 ns to $6 \mathrm{~ns} \max (2.7 \mathrm{~V}$ device) |
| 3500A | 09/2005 | Initial Document Release |

## 29. Errata

29.1 No Errata Conditions

## Corporate Office

California | USA
Adesto Headquarters
1250 Borregas Avenue
Sunnyvale, CA 94089
Phone: (+1) 408.400.0578
Email: contact@adestotech.com

## © 2013 Adesto Technologies. All rights reserved. / Rev.: 3500P-DFLASH-5/2013

Adesto ${ }^{\circledR}$, the Adesto logo, CBRAM ${ }^{\circledR}$, and DataFlash ${ }^{\circledR}$ are registered trademarks or trademarks of Adesto Technologies. All other marks are the property of their respective owners.


[^0]:    Note: Based on JEDEC publication 106 (JEP106), Manufacturer ID data can be comprised of any number of bytes. Some manufacturers may have Manufacturer ID codes that are two, three or even four bytes long with the first byte(s) in the sequence being 7FH. A system should detect code 7FH as a "Continuation Code" and continue to read Manufacturer ID bytes. The first non-7FH byte would signify the last byte of Manufacturer ID data. For Adesto (and some other manufacturers), the Manufacturer ID data is comprised of only one byte.

