


## 16 Mbit (1M x16) 1.8V Supply, Asynchronous PSRAM

PRELIMINARY DATA

### FEATURES SUMMARY

- SUPPLY VOLTAGE: 1.7 to 1.95V
- ACCESS TIME: 70ns, 80ns
- LOW STANDBY CURRENT: 100 $\mu$ A
- DEEP POWER DOWN CURRENT: 10 $\mu$ A
- COMPATIBLE WITH STANDARD LPSRAM
- TRI-STATE COMMON I/O

Figure 1. Packages



## TABLE OF CONTENTS

<b>SUMMARY DESCRIPTION</b> .....	<b>4</b>
Figure 2. Logic Diagram .....	4
Table 1. Signal Names .....	4
Figure 3. TFBGA Connections (Top view through package) .....	5
Figure 4. Block Diagram .....	7
<b>SIGNAL DESCRIPTIONS</b> .....	<b>6</b>
Table 2. Operating Modes .....	8
<b>OPERATION</b> .....	<b>9</b>
<b>Power On Sequence</b> .....	<b>9</b>
<b>Write Mode</b> .....	<b>9</b>
<b>Standby Mode</b> .....	<b>9</b>
<b>Deep Power-down Mode</b> .....	<b>9</b>
<b>MAXIMUM RATING</b> .....	<b>10</b>
Table 3. Absolute Maximum Ratings .....	10
<b>DC and AC PARAMETERS</b> .....	<b>11</b>
Table 4. Operating and AC Measurement Conditions .....	11
Figure 5. AC Measurement I/O Waveform .....	11
Figure 6. AC Measurement Load Circuit .....	11
Table 5. Capacitance .....	12
Table 6. DC Characteristics .....	12
Table 7. Read Mode AC Characteristics .....	13
Figure 7. Address Controlled, Read Mode AC Waveforms .....	14
Figure 8. Address and Output Enable Controlled, Read Mode AC Waveforms .....	14
Figure 9. LB/UB Controlled, Read Mode AC Waveforms .....	15
Table 8. Write Mode AC Characteristics .....	16
Figure 10. Write Enable Controlled, Write AC Waveforms .....	17
Figure 11. Write Enable Controlled, Write AC Waveforms .....	18
Figure 12. Write Enable and UB/LB Controlled, Write AC Waveforms 1 .....	19
Figure 13. Write Enable and UB/LB Controlled, Write AC Waveforms 2 .....	20
Figure 14. Write Enable and UB/LB Controlled, Write AC Waveforms 3 .....	21
Figure 15. Write Enable and UB/LB Controlled, Write AC Waveforms 4 .....	22
Figure 16. Chip Enable Controlled, Read and Write Mode AC Waveforms .....	23
Figure 17. Chip Enable, Write Enable, Output Enable Controlled, Read and Write Mode AC Waveforms .....	24
Figure 18. Output Enable and Write Enable Controlled, Read and Write Mode AC Waveforms ..	25
Figure 19. Output Enable, Write Enable and UB/LB Controlled, Read and Write Mode AC Waveforms	26
Table 9. Standby Mode AC Characteristics .....	27

---

Figure 20. Power Down Mode AC Waveforms . . . . .	27
Figure 21. Power-Up Mode AC Waveforms . . . . .	28
Figure 22. Standby Mode Entry AC Waveforms, After Read . . . . .	28
<b>PACKAGE MECHANICAL . . . . .</b>	<b>29</b>
TFBGA48 6x8mm - 6x8 active ball array, 0.75 mm pitch, Package Outline, Bottom View . . . . .	29
TFBGA48 6x8mm - 6x8 active ball array, 0.75 mm pitch, Package Mechanical Data . . . . .	29
<b>PART NUMBERING . . . . .</b>	<b>30</b>
Table 11. Ordering Information Scheme . . . . .	30
<b>REVISION HISTORY . . . . .</b>	<b>31</b>
Table 12. Document Revision History . . . . .	31

**SUMMARY DESCRIPTION**

The M69AR024B is a 16 Mbit (16,777,216 bit) CMOS memory, organized as 1,024,576 words by 16 bits, and is supplied by a single 1.7V to 1.95V supply voltage range.

M69AR024B is a member of STMicroelectronics 1T/1C (one transistor per cell) memory family. These devices are manufactured using dynamic random access memory cells, to minimize the cell size, and maximize the amount of memory that can be implemented in a given area.

However, through the use of internal control logic, the device is fully static in its operation, requiring no external clocks or timing strobes, and has a standard Asynchronous SRAM Interface.


The internal control logic of the M69AR024B handles the periodic refresh cycle, automatically, and without user involvement.

Write cycles can be performed on a single byte by using Upper Byte Enable ( $\overline{UB}$ ) and Lower Byte Enable ( $\overline{LB}$ ).

The device can be put into standby mode using Chip Enable ( $\overline{E1}$ ) or in deep power down mode by using Chip Enable (E2).

Power-Down mode achieves a very low current consumption by halting all the internal activities. Since the refresh circuitry is halted, the duration of the power-down should be less than the maximum period for refresh, if the user has not finished with the data contents of the memory.


**Figure 2. Logic Diagram**



**Table 1. Signal Names**

A0-A19	Address Inputs
DQ0-DQ15	Data Input/Output
$\overline{E1}$ , E2	Chip Enable
$\overline{G}$	Output Enable
$\overline{W}$	Write Enable
$\overline{UB}$	Upper Byte Enable Input
$\overline{LB}$	Lower Byte Enable Input
VCC	Supply Voltage
VSS	Ground
NC	Not Connected (no internal connection)

Figure 3. TFBGA Connections (Top view through package)



**SIGNAL DESCRIPTIONS**

See Figure 2, Logic Diagram, and Table 1, Signal Names, for a brief overview of the signals connected to this device.

**Address Inputs (A0-A19).** The Address Inputs select the cells in the memory array to access during Read and Write operations.

**Data Inputs/Outputs (DQ8-DQ15).** The Upper Byte Data Inputs/Outputs carry the data to or from the upper part of the selected address during a Write or Read operation, when Upper Byte Enable ( $\overline{UB}$ ) is driven Low.

**Data Inputs/Outputs (DQ0-DQ7).** The Lower Byte Data Inputs/Outputs carry the data to or from the lower part of the selected address during a Write or Read operation, when Lower Byte Enable ( $\overline{LB}$ ) is driven Low.

**Chip Enable ( $\overline{E1}$ ).** When asserted (Low), the Chip Enable,  $\overline{E1}$ , activates the memory state machine, address buffers and decoders, allowing Read and Write operations to be performed. When de-asserted (High), all other pins are ignored, and the device is put, automatically, in low-power Standby mode.

**Chip Enable (E2).** The Chip Enable, E2, puts the device in Deep Power-down mode when it is driven Low. This is the lowest power mode.

**Output Enable ( $\overline{G}$ ).** The Output Enable,  $\overline{G}$ , provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

**Write Enable ( $\overline{W}$ ).** The Write Enable,  $\overline{W}$ , controls the Bus Write operation of the memory's Command Interface.

**Upper Byte Enable ( $\overline{UB}$ ).** The Upper Byte Enable,  $\overline{UB}$ , gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

**Lower Byte Enable ( $\overline{LB}$ ).** The Lower Byte Enable,  $\overline{LB}$ , gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

**V<sub>CC</sub> Supply Voltage.** The V<sub>CC</sub> Supply Voltage supplies the power for all operations (Read or Write) and for driving the refresh logic, even when the device is not being accessed.

**V<sub>SS</sub> Ground.** The V<sub>SS</sub> Ground is the reference for all voltage measurements.

Figure 4. Block Diagram




Table 2. Operating Modes

Operation	E2	$\overline{E1}$	$\overline{W}$	$\overline{G}$	$\overline{LB}$	$\overline{UB}$	A0-A19	DQ0-DQ7	DQ8-DQ15	I <sub>CC</sub>	Data Retention
Standby (Deselect)	V <sub>IH</sub>	V <sub>IH</sub>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	Hi-Z	Hi-Z	I <sub>SB</sub>	Yes
Output Disabled	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X <sup>(1)</sup>	X <sup>(1)</sup>	Note <sup>(4)</sup>	Hi-Z	Hi-Z	I <sub>CC</sub>	Yes
Output Disabled (No Read) <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Valid	Hi-Z	Hi-Z	I <sub>CC</sub>	Yes
Upper Byte Read <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Valid	Hi-Z	Output Valid	I <sub>CC</sub>	Yes
Lower Byte Read <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Valid	Output Valid	Hi-Z	I <sub>CC</sub>	Yes
Word Read <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Valid	Output Valid	Output Valid	I <sub>CC</sub>	Yes
No Write <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Valid	Invalid	Invalid	I <sub>CC</sub>	Yes
Upper Byte Write <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Valid	Invalid	Input Valid	I <sub>CC</sub>	Yes
Lower Byte Write <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Valid	Input Valid	Invalid	I <sub>CC</sub>	Yes
Word Write <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Valid	Input Valid	Input Valid	I <sub>CC</sub>	Yes
Power-down <sup>(3)</sup>	V <sub>IL</sub>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	Hi-Z	Hi-Z	I <sub>PD</sub>	Yes/No

Note: 1. X = V<sub>IH</sub> or V<sub>IL</sub>.

2. Should not be kept in this logic condition longer than 1 μs. Please contact your local ST sales office for the relaxation of 1 μs limitation.
3. Power-down mode can be entered from the Standby state, and all DQ pins are in High-Z state. I<sub>PD</sub> current and data retention depend on the selection of Power Down Program. See "Power Down Program" for the detail.
4. Can be either V<sub>IL</sub> or V<sub>IH</sub> but must be valid before Read or Write.



## OPERATION

Operational modes are determined by device control inputs  $\overline{W}$ ,  $\overline{E1}$ ,  $E2$ ,  $\overline{LB}$  and  $\overline{UB}$  as summarized in the Operating Modes table (see Table 2).

### Power On Sequence

Because the internal control logic of the M69AR024B needs to be initialized, the following power-on procedure must be followed before the memory is used:

- Apply power and wait for  $V_{CC}$  to stabilize
- Wait 300 $\mu$ s while driving both Chip Enable signals ( $\overline{E1}$  and  $E2$ ) High

### Read Mode

The device is in Read mode when:

- Write Enable ( $\overline{W}$ ) is High and
- Output Enable ( $\overline{G}$ ) Low and
- Upper Byte Enable ( $\overline{UB}$ ) or Lower Byte Enable ( $\overline{LB}$ ) is Low, or both
- the two Chip Enable signals are asserted ( $\overline{E1}$  is Low, and  $E2$  is High).

The time taken to enter Read mode ( $t_{ELQV}$ ,  $t_{GLQV}$  or  $t_{BLQV}$ ) depends on which of the above signals was the last to reach the appropriate level.

Data out (DQ15-DQ0) may be indeterminate during  $t_{ELQX}$ ,  $t_{GLQX}$  and  $t_{BLQX}$ , but data will always be valid during  $t_{AVQV}$ .

### Write Mode

The device is in Write mode when

- Write Enable ( $\overline{W}$ ) is Low and
- Chip Enable ( $\overline{E1}$ ) is Low and

- Upper Byte Enable ( $\overline{UB}$ ) or Lower Byte Enable ( $\overline{LB}$ ) is Low, or both
- the two Chip Enable signals are asserted ( $\overline{E1}$  is Low, and  $E2$  is High).

The Write cycle begins just after the event (the falling edge) that causes the last of these conditions to become true ( $t_{AVWL}$  or  $t_{AVEL}$  or  $t_{AVBL}$ ).

The Write cycle is terminated by the earlier of a rising edge on Write Enable ( $\overline{W}$ ) or Chip Enable ( $\overline{E1}$ ).

If the device is in Write mode (Chip Enable ( $\overline{E1}$ ) is Low, Output Enable ( $\overline{G}$ ) is Low, Upper Byte Enable ( $\overline{UB}$ ) or Lower Byte Enable ( $\overline{LB}$ ) is Low), then Write Enable ( $\overline{W}$ ) will return the outputs to high impedance within  $t_{WLQZ}$  of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for  $t_{DVWH}$  before the rising edge of Write Enable ( $\overline{W}$ ), or for  $t_{DVEH}$  before the rising edge of Chip Enable ( $\overline{E1}$ ), whichever occurs first, and remain valid for  $t_{WHDX}$ ,  $t_{EHDX}$

### Standby Mode

The device is in Standby mode when:

- Chip Enable ( $\overline{E1}$ ) is High and
- Chip Enable ( $E2$ ) is High

The input/output buffers and the decoding/control logic are switched off, but the dynamic array continues to be refreshed. In this mode, the memory current consumption,  $I_{SB}$ , is reduced, and the data remains valid.

### Deep Power-down Mode

The device is in Deep Power-down mode when:

- Chip Enable ( $E2$ ) is Low

**MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicat-

ed in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Table 3. Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Unit
$I_O$	Output Current	-50	50	mA
$T_A$	Ambient Operating Temperature	-25	85	°C
$T_{STG}$	Storage Temperature	-55	125	°C
$V_{CC}$	Core Supply Voltage	-0.2	3.3	V
$V_{IO}^{(1,2)}$	Input or Output Voltage	-0.2	3.3	V

Note: 1. The minimum DC voltage on input or I/O pins is -0.3V. During voltage transitions, inputs may undershoot  $V_{SS}$  by 1.0V for periods of up to 5ns.

2. The maximum DC voltage on input and I/O pins is  $V_{CC}+0.2V$ . During voltage transitions, inputs may overshoot  $V_{CC}$  by 1.0V for periods of up to 5ns.

## DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 4. Operating and AC Measurement Conditions**

Parameter	M69AR024B		Unit
	Min	Max	
$V_{CC}$ Supply Voltage <sup>1</sup>	1.7	1.95	V
Ambient Operating Temperature	-25	85	°C
Load Capacitance ( $C_L$ )	50		pF
Output Circuit Protection Resistance ( $R_1$ )	50		$\Omega$
Input Pulse Voltages	0 to $V_{CC}$		V
Input and Output Timing Ref. Voltages	$V_{CC}/2$		V
Output Transition Timing Ref. Voltages	$V_{RL} = 0.3V_{CC}$ ; $V_{RH} = 0.7V_{CC}$		V

Note: 1. All voltages are referenced to  $V_{SS}$ .

**Figure 5. AC Measurement I/O Waveform**



**Figure 6. AC Measurement Load Circuit**




Table 5. Capacitance

Symbol	Parameter <sup>(1,2)</sup>	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance on all pins (except DQ)	V <sub>IN</sub> = 0V		5	pF
C <sub>OUT</sub> <sup>(2)</sup>	Output Capacitance	V <sub>OUT</sub> = 0V		8	pF

Note: 1. Sampled only, not 100% tested.

2. Outputs deselected.

Table 6. DC Characteristics

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>CC1</sub>	V <sub>CC</sub> Active Current	V <sub>CC</sub> = 1.95V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , $\overline{E1} = V_{IL}$ and E2 = V <sub>IH</sub> , I <sub>OUT</sub> = 0mA	t <sub>AVAV</sub> Read / t <sub>AVAV</sub> Write = minimum	15	mA
I <sub>CC2</sub>			t <sub>AVAV</sub> Read / t <sub>AVAV</sub> Write = maximum	3	mA
I <sub>LI</sub>	Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	1	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-1	1	μA
I <sub>PD</sub>	Deep Power Down Current	V <sub>CC</sub> = 1.95V, $\overline{E1} \geq V_{CC} - 0.2V$ or $\overline{E1} \leq V_{IL}$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V		10	μA
I <sub>SB</sub>	Standby Supply Current CMOS	V <sub>CC</sub> = 1.95V, $\overline{E1} = E2 \geq V_{CC} - 0.3V$ , I <sub>OUT</sub> = 0mA		100	μA
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage		0.8V <sub>CC</sub>	V <sub>CC</sub> + 0.2	V
V <sub>IL</sub> <sup>(2)</sup>	Input Low Voltage		-0.2	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> - 0.2		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 0.1mA		0.2	V

Note: 1. The maximum DC voltage on input and I/O pins is V<sub>CC</sub>+0.2V. During voltage transitions, inputs may overshoot V<sub>CC</sub> by 1.0V for periods of up to 5ns.


2. The minimum DC voltage on input or I/O pins is -0.3V. During voltage transitions, inputs may undershoot V<sub>SS</sub> by 1.0V for periods of up to 5ns.

Table 7. Read Mode AC Characteristics

Symbol	Alt.	Parameter	M69AR024B				Unit
			-70		-80		
			Min	Max	Min	Max	
t <sub>AVAX</sub> <sup>(1,2)</sup>	t <sub>RC</sub>	Address Valid Time	80	1000	80	1000	ns
t <sub>AVEL</sub>	t <sub>ASC</sub>	Address Valid to Chip Enable Low	-5		-5		ns
t <sub>AVGL</sub>	t <sub>ASO</sub>	Address Valid to Output Enable Low	10		10		ns
t <sub>AVQV</sub> <sup>(3,5)</sup>	t <sub>AA</sub>	Address Valid to Output Valid		70		80	ns
t <sub>AXAV</sub> <sup>(5,8)</sup>	t <sub>AX</sub>	Address Invalid Time		10		10	ns
t <sub>AXQX</sub> <sup>(3)</sup>	t <sub>OH</sub>	Data hold from address change	10		10		ns
t <sub>BHQX</sub> <sup>(3)</sup>	t <sub>OH</sub>	Upper/Lower Byte Enable High to Output Transition	10		10		ns
t <sub>BHQZ</sub> <sup>(4)</sup>	t <sub>BHZ</sub>	Upper/Lower Byte Enable High to Output Hi-Z		20		20	ns
t <sub>BLQV</sub> <sup>(3)</sup>	t <sub>BA</sub>	Upper/Lower Byte Enable Low to Output Valid		70		80	ns
t <sub>BLQX</sub> <sup>(4)</sup>	t <sub>BLZ</sub>	Upper/Lower Byte Enable Low to Output Transition	5		5		ns
t <sub>EHAX</sub> <sup>(9)</sup>	t <sub>CHAH</sub>	Chip Enable High to Address Invalid	-5		-5		ns
t <sub>EHXL</sub>	t <sub>CP</sub>	Chip Enable High to Chip Enable Low	15		15		ns
t <sub>EHQX</sub> <sup>(3)</sup>	t <sub>OH</sub>	Chip Enable High to Output Transition	10		10		ns
t <sub>EHQZ</sub> <sup>(4)</sup>	t <sub>CHZ</sub>	Chip Enable High to Output Hi-Z		20		20	ns
t <sub>ELAX</sub> <sup>(1,2)</sup>	t <sub>RC</sub>	Read Cycle Time	80	1000	80	1000	ns
t <sub>ELEH</sub> <sup>(1,2)</sup>	t <sub>RC</sub>	Read Cycle Time	80	1000	80	1000	ns
t <sub>ELQV</sub> <sup>(3)</sup>	t <sub>CE</sub>	Chip Enable Low to Output Valid		70		80	ns
t <sub>ELQX</sub> <sup>(4)</sup>	t <sub>CLZ</sub>	Chip Enable Low to Output Transition	10		10		ns
t <sub>GHAX</sub>	t <sub>OHAH</sub>	Output Enable High to Address Invalid	-5		-5		ns
t <sub>GHQX</sub> <sup>(3)</sup>	t <sub>OH</sub>	Output Data Hold Time	10		10		ns
t <sub>GHQZ</sub> <sup>(4)</sup>	t <sub>OHZ</sub>	Output Enable High to Output Hi-Z		20		20	ns
t <sub>GLQV</sub> <sup>(3)</sup>	t <sub>OE</sub>	Output Enable Low to Output Valid		45		45	ns
t <sub>GLQX</sub> <sup>(4)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	5		5		ns

- Note: 1. Maximum value is applicable if  $\overline{E1}$  is kept at Low without change of address input of A3 to A19. If needed by system operation, please contact local ST sales office for the relaxation of 1 $\mu$ s limitation.
2. Address should not be changed within t<sub>AVAX</sub>(min).
3. The output load 50pF with 50 $\Omega$  termination to V<sub>CC</sub>\*0.5 V.
4. The output load C<sub>L</sub> = 5pF without any other load.
5. Applicable to A3 to A19 when  $\overline{E1}$  is kept at Low.
6. Applicable only to A0, A1 and A2 when  $\overline{E1}$  is kept at Low for the page address access.
7. In case Page Read Cycle is continued with keeping  $\overline{E1}$  stays Low,  $\overline{E1}$  must be brought to High within 4 $\mu$ s. In other words, Page Read Cycle must be closed within 4 $\mu$ s.
8. Applicable when at least two of address inputs among applicable are switched from previous state.
9. t<sub>AVAX</sub>(min) must be satisfied.



Figure 9.  $\overline{\text{LB}}/\overline{\text{UB}}$  Controlled, Read Mode AC Waveforms

Note:  $\overline{\text{E1}}$  = Low,  $\text{E2}$  = High,  $\overline{\text{CS}}$  = Low,  $\overline{\text{WE}}$  = High.

Table 8. Write Mode AC Characteristics

Symbol	Alt.	Parameter	M69AR024B		Unit
			-70, -80		
			Min	Max	
$t_{AVAX}^{(1,2)}$	tWC	Write Cycle Time	80	1000	ns
$t_{AVBL}^{(2)}$	tAS	Address Valid to $\overline{LB}$ , $\overline{UB}$ Low	0		ns
$t_{AVEL}^{(2)}$	tAS	Address Valid to Chip Enable Low	0		ns
$t_{AVWL}^{(2)}$	tAS	Address Valid to Write Enable Low	0		ns
$t_{AXAV}^{(5)}$	tAXW	Address Invalid Time for Write		10	ns
$t_{BHAX}^{(4)}$	tBR	$\overline{LB}$ , $\overline{UB}$ High to Address Transition	15	1000	ns
$t_{BHDX}$	tDH	$\overline{LB}$ , $\overline{UB}$ High to Input Transition	0		ns
$t_{BLBH}^{(3)}$	tBW	$\overline{LB}$ , $\overline{UB}$ Low to $\overline{LB}$ , $\overline{UB}$ High	75		ns
$t_{BLBH2}$	tBWO	$\overline{LB}$ , $\overline{UB}$ Low to $\overline{LB}$ , $\overline{UB}$ High, Pulse Overlap	20		ns
$t_{BLWH}^{(3)}$	tBW	$\overline{LB}$ , $\overline{UB}$ Low to Write Enable High	75		ns
$t_{DVBH}$	tDS	Input Valid to $\overline{LB}$ , $\overline{UB}$ High	30		ns
$t_{DVEH}$	tDS	Input Valid to Chip Enable High	30		ns
$t_{DVWH}$	tDS	Input Valid to Write Enable High	30		ns
$t_{EHAX}^{(4)}$	tWRC	Chip Enable High to Address Transition	15		ns
$t_{EHDX}$	tDH	Chip Enable High to Input Transition	0		ns
$t_{EHEL}$	tCP	Chip Enable High to Chip Enable Low	15		ns
$t_{ELAX}^{(1,2)}$	tWC	Write Cycle Time	80	1000	ns
$t_{ELEH}^{(3)}$	tCW	Chip Enable Low to Chip Enable High	75		ns
$t_{GHAV}^{(7)}$	tOES	Output Enable High to Address Valid	0		ns
$t_{GHEL}^{(6)}$	tOHCL	Output Enable High to Chip Enable Low	-5		ns
$t_{WHAX}^{(4)}$	tWR	Write Enable High to Address Transition	15	1000	ns
$t_{WHDX}$	tDH	Write Enable High to Input Transition	0		ns
$t_{WLBH}^{(3)}$	tWP	Write Enable Low to $\overline{LB}$ , $\overline{UB}$ High	65		ns
$t_{WLWH}^{(3)}$	tWP	Write Enable Low to Write Enable High	65	1000	ns

Note: 1. Maximum value is applicable if  $\overline{E1}$  is kept at Low without any address change. If needed by system operation, please contact your local ST representative for relaxation of the 1000ns limitation.

2. Minimum value must be equal to or greater than the sum of write pulse ( $t_{ELEH}$ ,  $t_{WLWH}$  or  $t_{BLBH}$ ) and write recovery time ( $t_{WRC}$ ,  $t_{WR}$  or  $t_{BR}$ ).

3. Write pulse is defined from the falling edge of  $\overline{E1}$ ,  $\overline{W}$ , or  $\overline{LB}/\overline{UB}$ , whichever occurs last.

4. Write recovery is defined from Write pulse is defined from the rising edge of  $\overline{E1}$ ,  $\overline{W}$ , or  $\overline{LB}/\overline{UB}$ , whichever occurs first.


5. Applicable to any address change when  $\overline{E1}$  stays Low.

6. If  $\overline{G}$  is Low after minimum  $t_{GHEL}$ , the read cycle is initiated. In other words,  $\overline{G}$  must be brought High within 5ns after  $\overline{E1}$  is brought Low. Once the read cycle is initiated, new write pulse should be input after minimum Read Cycle Time is met.

7. If  $\overline{G}$  is Low after new address input, the read cycle is initiated. In other words,  $\overline{G}$  must be brought High at the same time or before new address valid. Once the read cycle is initiated, new write pulse should be input after minimum Read Cycle Time is met.




Figure 10. Write Enable Controlled, Write AC Waveforms




Note: E2 = High.

Figure 11. Write Enable Controlled, Write AC Waveforms




Note: E2 = High.


Figure 12. Write Enable and  $\overline{UB}/\overline{LB}$  Controlled, Write AC Waveforms 1

Note: E2 = High.

Figure 13. Write Enable and  $\overline{UB}/\overline{LB}$  Controlled, Write AC Waveforms 2




Note: E2 = High.

Figure 14. Write Enable and  $\overline{UB}/\overline{LB}$  Controlled, Write AC Waveforms 3

Note: E2 = High.

Figure 15. Write Enable and  $\overline{UB}/\overline{LB}$  Controlled, Write AC Waveforms 4




AI07489c

Note: E2 = High.



Figure 17. Chip Enable, Write Enable, Output Enable Controlled, Read and Write Mode AC Waveforms



Note:  $\overline{G}$  can be fixed Low during the write part of a read-write-read operation that is under  $\overline{E1}$  control.







Table 9. Standby Mode AC Characteristics

Symbol	Alt.	Parameter	M69AR024B		Unit
			-70, -80		
			Min	Max	
$t_{CLEX}$	$t_{CSP}$	E2 Low Setup Time for Power Down Entry	10		ns
$t_{EXCH}$	$t_{C2LP}$	E2 Low Hold Time after Power Down Entry	70		ns
$t_{EHEV}^{(1)}$	$t_{CHH}$	$\overline{E1}$ High Hold Time following E2 High after Power-Down Exit (Sleep Mode only)	300		$\mu$ s
$t_{CHEL}$	$t_{CHH}$	$\overline{E1}$ High Hold Time following E2 High after Power-Down Exit (not in Sleep Mode)	300		$\mu$ s
$t_{EHCH}$	$t_{CHS}$	$\overline{E1}$ High Setup Time following E2 High after Power-Down Exit	0		$\mu$ s
$t_{EHGL}$	$t_{CHOX}$	$\overline{E1}$ High to $\overline{G}$ Invalid Time for Standby Entry	10		ns
$t_{EHWL}^{(2)}$	$t_{CHWX}$	$\overline{E1}$ High to $\overline{W}$ Invalid Time for Standby Entry	10		ns
$t_{\tau}^{(3)}$	$t_{\tau}$	Input Transition Time	1	25	ns

Note: 1. Applicable also to Power-up.

2. Some data might be written into any address location if  $t_{EHWL}$  (min) is not satisfied.

3. The Input Transition Time ( $t_{\tau}$ ) at AC testing is 5ns as shown below. If actual  $t_{\tau}$  is longer than 5ns, it may violate AC specification of some timing parameters.

Figure 20. Power Down Mode AC Waveforms




Figure 21. Power-Up Mode AC Waveforms






Figure 22. Standby Mode Entry AC Waveforms, After Read



Note: E2 = High.

## PACKAGE MECHANICAL

Figure 23. TFBGA48 6x8mm - 6x8 active ball array, 0.75 mm pitch, Package Outline, Bottom View




Note: Drawing is not to scale.

Table 10. TFBGA48 6x8mm - 6x8 active ball array, 0.75 mm pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.260			0.0102	
A2			0.900			0.0354
b		0.350	0.450		0.0138	0.0177
D	6.000	5.900	6.100	0.2362	0.2323	0.2402
D1	3.750	–	–	0.1476	–	–
ddd			0.100			0.0039
E	8.000	7.900	8.100	0.3150	0.3110	0.3189
E1	5.250	–	–	0.2067	–	–
e	0.750	–	–	0.0295	–	–
FD	1.125	–	–	0.0443	–	–
FE	1.375	–	–	0.0541	–	–
SD	0.375	–	–	0.0148	–	–
SE	0.375	–	–	0.0148	–	–

**PART NUMBERING**

**Table 11. Ordering Information Scheme**



The notation used for the device number is as shown in Table 11. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest STMicroelectronics Sales Office.

## REVISION HISTORY

**Table 12. Document Revision History**

Date	Version	Revision Details
09-Oct-2002	1.0	First Issue
17-Feb-2003	2.0	Document completely revised
14-Mar-2003	2.1	AC Measurement Load Circuit revised. A19-A3 address line labelling corrected
04-Apr-2003	2.2	Correction to signal description in Write Mode section; tBLQZ,ELQZ,GLQZ renamed as tBLQX,ELQX,GLQX in Read Mode AC Characteristics; a minor label correction in a timing diagram; and value of tEXCH(min) changed
04-Jun-2003	2.3	ZH (8x10mm) package removed. Access time changed to 80ns, with many consequent changes to timing parameters in AC Characteristics tables. Ambient Operating Temperatures changed. Some DC Characteristics (and their Test Conditions) changed
17-Jun-2003	2.4	Standby current changed
25-Jul-2003	2.5	Power-on sequence described, and values for tEHEV(min) and tCHEL(min) revised.
21-Oct-2003	2.6	70ns and 80ns access times offered as two options

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics  
All other names are the property of their respective owners

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong -  
India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

**[www.st.com](http://www.st.com)**