IN74AC192


# Presettable BCD/Decade UP/DOWN Counter

**High-Speed Silicon-Gate CMOS** 

The IN74AC192 is identical in pinout to the LS/ALS192, HC/HCT192. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input.Both a Terminal Count Down (TC<sub>D</sub>) and Terminal Count Up (TC<sub>U</sub>) Outputs are provided to enable cascading of both up and down counting functions. The TC<sub>D</sub> output produces a negative going pulse when the counter underflows and TC<sub>U</sub> outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TC<sub>U</sub> and TC<sub>D</sub> outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.


- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA, 0.1 μA @ 25°C
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA



#### PIN ASSIGNMENT

$\mathbf{P}_1$	1 ●	16	$v_{CC}$
$\mathbf{Q}_1$ [	2	15	$\mathbf{P}_{0}$
$Q_0$	3	14	MR
CP D	4	13	$\overline{\text{TC}}_{\mathbf{D}}$
CP <sub>U</sub> [	5	12	$\overline{\text{TC}}_{U}$
$Q_2$	6	11	$\overline{PL}$
$Q_3$	7	10	$\mathbf{P}_2$
GND [	8	<u>_</u> 9_	$\mathbf{P}_3$

#### LOGIC DIAGRAM



PIN  $16 = V_{CC}$ PIN 8 = GND



## **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
$V_{IN}$	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
$I_{IN}$	DC Input Current, per Pin	±20	mA
$I_{OUT}$	DC Output Sink/Source Current, per Pin	±50	mA
$I_{CC}$	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
$P_{\mathrm{D}}$	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_{L}$	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: : - 7 mW/°C from 65° to 125°C

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)		6.0	V
$V_{IN}, V_{OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	$V_{CC}$	V
$T_{J}$	Junction Temperature (PDIP)		140	°C
$T_{A}$	Operating Temperature, All Package Types	-40	+85	°C
$I_{OH}$	Output Current - High		-24	mA
$I_{OL}$	Output Current - Low		24	mA
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $^*$ $V_{CC} = 3.0 \text{ V}$ (except Schmitt Inputs) $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 5.5 \text{ V}$	0 0 0	150 40 25	ns/V

 $<sup>^*</sup>V_{IN}\,$  from 30% to 70%  $V_{CC}\,$ 

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\text{CC}}$ ). Unused outputs must be left open.



<sup>+</sup>Derating - Plastic DIP: -  $10 \text{ mW}/^{\circ}\text{C}$  from  $65^{\circ}$  to  $125^{\circ}\text{C}$ 

### DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

			$V_{CC}$	Guaranteed Limits		
Symbol	Parameter	Test Conditions	V	25 °C	-40°C to 85°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	3.0 4.5 5.5	2.1 3.15 3.85	2.1 3.15 3.85	V
V <sub>IL</sub>	Maximum Low -Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	3.0 4.5 5.5	0.9 1.35 1.65	0.9 1.35 1.65	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$I_{OUT} \le -50 \ \mu A$	3.0 4.5 5.5	2.9 4.4 5.4	2.9 4.4 5.4	V
		$^*$ V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> $I_{OH}$ =-12 mA $I_{OH}$ =-24 mA $I_{OH}$ =-24 mA	3.0 4.5 5.5	2.56 3.86 4.86	2.46 3.76 4.76	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$I_{OUT} \le 50 \ \mu A$	3.0 4.5 5.5	0.1 0.1 0.1	0.1 0.1 0.1	V
		$^*V_{IN}$ = $V_{IH}$ or $V_{IL}$ $I_{OL}$ = $12$ mA $I_{OL}$ = $24$ mA $I_{OL}$ = $24$ mA	3.0 4.5 5.5	0.36 0.36 0.36	0.44 0.44 0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μА
$I_{OLD}$	+Minimum Dynamic Output Current	V <sub>OLD</sub> =1.65 V Max	5.5		75	mA
$I_{\mathrm{OHD}}$	+Minimum Dynamic Output Current	V <sub>OHD</sub> =3.85 V Min	5.5		-75	mA
$I_{CC}$	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	8.0	80	μА

<sup>\*</sup> All outputs loaded; thresholds on input associated with output under test.

Note: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V<sub>CC</sub>

#### **FUNCTION TABLE**

Inputs			Mode	
MR	PL	$CP_U$	$CP_D$	
Н	X	X	X	Reset(Asyn.)
L	L	X	X	Preset(Asyn.)
L	Н	/	Н	No Count
L	Н	\	Н	Count Up
L	Н	Н	/	Count Down
L	Н	Н	\	No Count

X = don't care

The IN74AC192 can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will follow the sequence 10, 11, 6: 12, 13, 4: 14, 15, 2 if counting Up, and follow the sequence 15, 14, 13, 12, 11, 10, 9 if counting Down.

Logic equations
For Terminal Count:

$$\overline{\frac{TC_U}{TC_D}} = \underline{Q_0} \bullet \underline{Q_3} \bullet \overline{CP_U}$$

$$\overline{TC_D} = \underline{Q_0} \bullet \underline{Q_1} \bullet \underline{Q_2} \bullet \underline{Q_3} \bullet \overline{CP_D}$$



<sup>+</sup>Maximum test duration 2.0 ms, one output loaded at a time.

# $\textbf{AC ELECTRICAL CHARACTERISTICS}(C_L = 50 pF, Input \ t_i = t_f = 3.0 \ ns)$

		$V_{CC}^{^*}$		Guaran	teed Limi	ts	
Symbol	Parameter	V	25	25 °C -40°C to 85°C		to 85°C	Unit
			Min	Max	Min	Max	
$f_{\text{max}}$	Maximum Clock Frequency (Figure 1)	3.3 5.0	88 120		40 55		MHz
t <sub>PLH</sub>	Propagation Delay, $CP_U$ or $CP_D$ to $T\overline{C_U}$ or $T\overline{C_D}$ (Figure 2)	3.3 5.0		20 13		22 14.5	ns
$t_{ m PHL}$	Propagation Delay, $CP_U$ or $CP_D$ to $T\overline{C_U}$ or $T\overline{C_D}$ (Figure 2)	3.3 5.0		19 11.5		21 13.0	ns
t <sub>PLH</sub>	Propagation Delay, $CP_U$ or $CP_D$ to $Q_n$ (Figure 1)	3.3 5.0		15 10		17.0 11.5	ns
t <sub>PHL</sub>	Propagation Delay, CP <sub>U</sub> or CP <sub>D</sub> to Q <sub>n</sub> (Figure 1)	3.3 5.0		15 9.5		17.0 11	ns
t <sub>PLH</sub>	Propagation Delay, P <sub>n</sub> to Q <sub>n</sub> (Figure 3)	3.3 5.0		15 10		17.0 11.5	ns
$t_{ m PHL}$	Propagation Delay, P <sub>n</sub> to Q <sub>n</sub> (Figure 3)	3.3 5.0		15 9.5		17.0 11	ns
t <sub>PLH</sub>	Propagation Delay, PL to Q <sub>n</sub> (Figure 4)	3.3 5.0		15 10		17 11.5	ns
t <sub>PHL</sub>	Propagation Delay, PL to Q <sub>n</sub> (Figure 4)	3.3 5.0		20 12.5		22 14	ns
$t_{ m PHL}$	Propagation Delay, MR to Q <sub>n</sub> (Figure 5)	3.3 5.0		20 12.5		22 14	ns
t <sub>PLH</sub>	Propagation Delay, MR to $\overline{TC_U}$ (Figure 6)	3.3 5.0		18 12		20 13.5	ns
t <sub>PHL</sub>	Propagation Delay, MR to $\overline{TC_D}$ (Figure 6)	3.3 5.0		19 11.5		21 13.0	ns
t <sub>PLH</sub>	Propagation Delay, $\overline{PL}$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)	3.3 5.0		20 13		22 14.5	ns
t <sub>PHL</sub>	Propagation Delay, PL to TC <sub>U</sub> or TC <sub>D</sub> (Figure 6)	3.3 5.0		15 8.5		17 10	ns
t <sub>PLH</sub>	Propagation Delay, $P_n$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)	3.3 5.0		20 13		22 14.5	ns
$t_{ m PHL}$	Propagation Delay, $P_n$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)	3.3 5.0		20 12.5		22 14	ns
C <sub>IN</sub>	Maximum Input Capacitance	5.0	4	.5	4	.5	pF

		Typical @25°C,V <sub>CC</sub> =5.0 V	
$C_{PD}$	Power Dissipation Capacitance	45	pF

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V ±0.3 V Voltage Range 5.0 V is 5.0 V ±0.5 V



TIMING REQ	UIREMENTS( $C_L=50pF$ , Input $t_r=t_f=3.0 ns$ )
------------	--

		V <sub>CC</sub> *	Guarantee	Guaranteed Limits	
Symbol	Parameter	V	25 °C	-40°C to 85°C	Unit
$t_{su}$	Minimum Setup Time, P <sub>n</sub> to PL (Figure 7)	3.3 5.0	9 6	10 7	ns
$t_h$	Minimum Hold Time, PL to P <sub>n</sub> (Figure 7)	3.3 5.0	-1.0 -1.0	0 0	ns
$t_{ m w}$	Minimum Pulse Width, PL (Figure 4)	3.3 5.0	17 12	21 13	ns
$t_{ m w}$	Minimum Pulse Width, CP <sub>U</sub> or CP <sub>D</sub> (Figure 1)	3.3 5.0	11 8	12 9	ns
$t_{\mathrm{w}}$	Minimum Pulse Width, MR (Figure 5)	3.3 5.0	14 10	16 12	ns
$t_{\rm rec}$	Minimum Recovery Time, PL to CP <sub>U</sub> or CP <sub>D</sub> (Figure 5)	3.3 5.0	9 12	10 13	ns
t <sub>rec</sub>	Minimum Recovery Time, MR to CP <sub>U</sub> or CP <sub>D</sub> (Figure 5)	3.3 5.0	17 12	21 14	ns

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V ±0.3 V Voltage Range 5.0 V is 5.0 V ±0.5 V




Figure 1. Switching Waveforms

Figure 2. Switching Waveforms




Figure 3. Switching Waveforms

Figure 4. Switching Waveforms







Figure 7. Switching Waveforms

### **TIMING DIAGRAM**



## **EXPANDED LOGIC DIAGRAM**

