ICS853S004I

Low Skew, 1-to-4, Differential-to-2.5V, 3.3V LVPECL Fanout Buffer

DATA SHEET

General Description


The ICS853S004I is a low skew, high performance 1-to-4, 2.5V/3.3V Differential-to-LVPECL Fanout Buffer. Guaranteed output and part-to-part skew characteristics make the ICS853S004I ideal for those applications demanding well defined performance and repeatability.

Features

- Four differential LVPECL outputs
- Differential LVPECL clock input pair
- PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML
- Maximum output frequency: 2GHz
- Output skew: 25ps (maximum)
- Part-to-part skew: 100ps (maximum)
- Propagation delay: 500ps (maximum)
- Additive Phase Jitter, RMS: 0.10ps (maximum) @156.25MHz (12kHz - 20MHz)
- Clock enable signal synchronized to eliminate runt clock pulses
- LVPECL mode operating voltage supply range: $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$
- -40°C to 85°C ambient operating temperature

Pulldown nEN D Q CLK Pulldown PCLK QŨ PU/PD nPCLK nQO Q1 V88 nQ1 Q2 nQ2 Q3

Pin Assignment



ICS853S004I 16-Lead VFQFN Top View

Block Diagram

nQ3

Number	Name	Ту	ре	Description
1, 2	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.
3, 4	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.
5, 6	Q3, nQ3	Output		Differential output pair. LVPECL interface levels.
7	V _{EE}	Power		Negative supply pin.
8	nc	Unused		No connect.
9	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
10	nPCLK	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V _{CC} /2 default when left floating.
11	V _{BB}	Output		Bias voltage.
12, 14	V _{CC}	Power		Power supply pins.
13	nEN	Input	Pulldown	Synchronizing clock enable. When LOW, clock outputs follow clock input. When HIGH, Qx outputs are forced low, nQx outputs are forced high. Single-ended LVPECL interface levels.
15, 16	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.

Table 1. Pin Descriptions

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R _{PULLDOWN}	Input Pulldown Resistor			37		kΩ
R _{VCC/2}	Pullup/Pulldown Resistors			37		kΩ

Function Tables

Table 3A. Control Input Function Table

Inputs	Outputs					
nEN	Q[0:3] nQ[0:3]					
1	Disabled; Low	Disabled; High				
0	Enabled	Enabled				

After nEN switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in *Figure 1*. In the active mode, the state of the outputs are a function of the PCLK/nPCLK input as described in Table 3B.




Figure 1. nEN Timing Diagram

Table 3B. Clock Input Function Table

Inputs		Out	puts			
PCLK	nPCLK	Q0:Q3	nQ0:nQ3	Input to Output Mode	Polarity	
0	1	LOW	HIGH	Differential to Differential	Non-Inverting	
1	0	HIGH	LOW	Differential to Differential	Non-Inverting	
0	Biased; NOTE 1	LOW	HIGH	Single-Ended to Differential	Non-Inverting	
1	Biased; NOTE 1	HIGH	LOW	Single-Ended to Differential	Non-Inverting	
Biased; NOTE 1	0	HIGH	LOW	Single-Ended to Differential	Inverting	
Biased; NOTE 1	1	LOW	HIGH	Single-Ended to Differential	Inverting	

NOTE 1: Please refer to the Application Information section, Wiring the Differential Input to Accept Single-ended Levels.

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{CC}	4.6V (LVPECL mode, V _{EE} = 0V)
Inputs, V _I	-0.5V to V _{CC} + 0.5V
Outputs, I _O Continuous Current Surge Current	50mA 100mA
V _{BB} Sink//Source, I _{BB}	± 0.5mA
Operating Temperature Range, T _A	-40°C to +85°C
Package Thermal Impedance, θ_{JA}	74.7°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{CC} = 2.375V to 3.8V; V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Positive Supply Voltage		2.375	3.3	3.8	V
I _{EE}	Power Supply Current				68	mA

				-40°C		25°C			85°C			
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High Volta	ige; NOTE 1	2.175	2.275	2.50	2.165	2.295	2.495	2.160	2.295	2.485	V
V _{OL}	Output Low Volta	ge; NOTE 1	1.405	1.545	1.68	1.40	1.52	1.615	1.39	1.535	1.63	V
V _{IH}	Input High Voltage	nEN	2.075		2.36	2.075		2.36	2.075		2.36	V
V _{IL}	Input Low Voltage	nEN	1.43		1.765	1.43		1.765	1.43		1.765	V
V _{BB}	Output Voltage R NOTE 2	eference;	1.72		2.00	1.72		2.00	1.72		2.00	V
V _{CMR}	Input High Voltage Mode Range; NO		1.2		3.3	1.2		3.3	1.2		3.3	V
V _{PP}	Peak-to-Peak Inp NOTE 4	ut Voltage;	150	800	1200	150	800	1200	150	800	1200	mV
I _{IH}	Input High Current	nEN, PCLK, nPCLK			150			150			150	μA
1	Input	nEN, PCLK	-10			-10			-10			μΑ
IIL	Low Current	nPCLK	-150			-150			-150			μA

Table 4B. DC Characteristics, $V_{CC} = 3.3V$; $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE: Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.165V to -0.5V.

NOTE 1: Outputs terminated with 50 Ω to V_CC – 2V.

NOTE 2: Single-ended input operation is limited. V_{CC} \geq 3V in LVPECL mode.

NOTE 3: Common mode voltage is defined as $V_{\mbox{\scriptsize IH}}$ for the differential inputs.

NOTE 4: The V_{CMR} and V_{PP} levels should be such that the input low voltage never goes below V_{EE} .

Table 4C. LVPECL DC Characteristics, $V_{CC} = 2.5V$; $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

			-40°C			25°C			85°C			
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High Volta	ge; NOTE 1	1.375	1.475	1.70	1.425	1.495	1.69	1.40	1.495	1.685	V
V _{OL}	Output Low Voltag	ge; NOTE 1	0.605	0.745	0.88	0.625	0.72	0.86	0.64	0.735	0.85	V
V_{IH}	Input High Voltage	nEN	1.275		1.56	1.275		1.56	1.275		1.56	V
V _{IL}	Input Low Voltage	nEN	0.63		0.965	0.63		0.965	0.63		0.965	V
V _{CMR}	Input High Voltage Mode Range; NO		1.2		2.5	1.2		2.5	1.2		2.5	V
V _{PP}	Peak-to-Peak Inpu NOTE 4	ut Voltage;	150	800	1200	150	800	1200	150	800	1200	mV
IIH	Input High Current	nEN, PCLK, nPCLK			150			150			150	μA
1	Input	nEN, PCLK	-10			-10			-10			μA
Ι _Ι	Low Current	nPCLK	-150			-150			-150			μA

NOTE: Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.125V to -0.125V.

NOTE 1: Outputs terminated with 50 Ω to V_{CC} – 2V.

NOTE 2: Common mode voltage is defined as V_{IH} for the differential inputs.

NOTE 3: The V_{CMR} and V_{PP} levels should be such that the input low voltage never goes below V_{EE} .

AC Electrical Characteristics

Table 5. AC Characteristics, V_{CC} = -3.8V to -2.375V or , V_{CC} = 2.375V to 3.8V; V_{EE} = 0V, T_A = -40°C to 85°C

				-40°C			25°C			80°C		
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f _{OUT}	Output Frequen	су			2			2			2	GHz
t _{PD}	Propagation Del	ay; NOTE 1	250	350	450	300	400	500	300	400	500	ps
t _{jit}	Buffer Additive F RMS; refer to Ad Jitter Section (<i>f</i> 156.25MHz,12k	dditive Phase =		0.06	0.10		0.07	0.10		0.07	0.10	ps
<i>t</i> sk(o)	Output Skew; N	OTE 2, 4		10	25		10	25		10	25	ps
<i>t</i> sk(pp)	Part-to-Part Ske	w; NOTE 3, 4			100			100			100	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	100	165	225	100	165	225	100	165	225	ps
t _S	Clock Enable Se	etup Time	100	50		100	50		100	50		ps
t _H	Clock Enable Ho	old Time	200	140		200	140		200	140		ps

NOTE: All parameters are measured at $f \leq 1$ GHz, unless otherwise noted.

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points. NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Additive Phase Jitter


The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.





As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment. The source generator "IFR2042 10kHz - 5.4GHz Low Noise Signal Generator used as external input to an Agilent 8133A 3GHz Pulse Generator".

Parameter Measurement Information




LVPECL Output Load Test Circuit






Differential Input Level




Part-to-Part Skew



Output Rise/Fall Time

Output Skew



Propagation Delay

Applications Information

Wiring the Differential Input to Accept Single Ended Levels

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{CC}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_1 in the center of the input voltage swing. For example, if the input clock swing is 2.5V and $V_{CC} = 3.3V$, R1 and R2 value should be adjusted to set V_1 at 1.25V. The values below are for when both the single ended swing and V_{CC} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most 50 Ω applications, R3 and R4 can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than -0.3V and V_{IH} cannot be more than V_{CC} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both differential signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 3A to 3E* show interface examples for the PCLK/nPCLK input driven by the most common driver types.




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 3E. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 3D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple

2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both differential signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 4A to 4E* show interface examples for the PCLK/nPCLK input driven by the most common driver types.




Figure 4A. PCLK/nPCLK Input Driven by a CML Driver




Figure 4C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 4E. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 4B.PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 4D. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple

Recommendations for Unused Output Pins

Outputs:

LVPECL Outputs

All unused LVPECL output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5A. 3.3V LVPECL Output Termination




Figure 5B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{CC} – 2V. For V_{CC} = 2.5V, the V_{CC} – 2V is very close to ground




Figure 6A. 2.5V LVPECL Driver Termination Example




Figure 6C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




Figure 6B. 2.5V LVPECL Driver Termination Example

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 7*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 7. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS853S004I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS853S004I is the sum of the core power plus the output power dissipated due to loading. The following is the power dissipation for V_{CC} = 3.8V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating output power dissipated due to loading.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.8V * 68mA = 258.4mW
- Power (outputs)_{MAX} = 30.34mW/Loaded Output pair If all outputs are loaded, the total power is 4 * 30.34mW = 123.36mW

Total Power_MAX (3.8V, with all outputs switching) = 258.4mW + 123.36mW = 379.76mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.380W * 74.7°C/W = 113.4°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 16 Lead VFQFN, Forced Convection

θ_{JA} by Velocity						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 8.




Figure 8. LVPECL Driver Circuit and Termination

To calculate output power dissipated due to loading, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CC} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.815V$ ($V_{CC_MAX} - V_{OH_MAX}$) = 0.815V
- For logic low, V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.67V (V_{CC_MAX} - V_{OL_MAX}) = 1.67V

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - 0.815\mathsf{V})/50\Omega] * 0.815\mathsf{V} = \mathbf{19.32mW}$

 $Pd_{L} = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.67V)/50\Omega] * 1.67V = 11.02mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30.34mW**

Reliability Information


Table 7. θ_{JA} vs. Air Flow Table for a 16 Lead VFQFN


θ_{JA} by Velocity							
Meters per Second 0 1 2.5							
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W				

Transistor Count

The transistor count for ICS853S004I is: 407

Package Outline Drawings (Sheet 1)





Package Outline Drawings (Sheet 2)

Ordering Information

Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
853S004AKILF	4AIL	"Lead-Free" 16 Lead VFQFN	Tray	-40°C to 85°C
853S004AKILFT	4AIL	"Lead-Free" 16 Lead VFQFN	Tape & Reel	-40°C to 85°C

Revision History Sheet

Rev	Table	Page	Description of Change	Date
А	-	-	Initial release.	8/5/2013
В	-	18	Updated the package outline drawings.	5/27/2017



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

Tech Support www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.