

# UCSP, Single-Supply, Low-Noise, Low-Distortion, Rail-to-Rail Op Amps

### **General Description**

The MAX4249–MAX4257 low-noise, low-distortion operational amplifiers offer rail-to-rail outputs and singlesupply operation down to 2.4V. They draw 400µA of quiescent supply current per amplifier while featuring ultra-low distortion (0.0002% THD), as well as low input voltage-noise density (7.9nV/ $\sqrt{Hz}$ ) and low input current-noise density (0.5fA/ $\sqrt{Hz}$ ). These features make the devices an ideal choice for portable/battery-powered applications that require low distortion and/or low noise.

For additional power conservation, the MAX4249/ MAX4251/MAX4253/MAX4256 offer a low-power shutdown mode that reduces supply current to 0.5µA and puts the amplifiers' outputs into a high-impedance state. The MAX4249-MAX4257's outputs swing rail-torail and their input common-mode voltage range includes ground. The MAX4250-MAX4254 are unitygain stable with a gain-bandwidth product of 3MHz. The MAX4249/MAX4255/MAX4256/MAX4257 are internally compensated for gains of 10V/V or greater with a gain-bandwidth product of 22MHz. The single MAX4250/ MAX4255 are available in space-saving 5-pin SOT23 packages. The MAX4252 is available in an 8-bump chipscale package (UCSP™) and the MAX4253 is available in a 10-bump UCSP. The MAX4250AAUK comes in a 5-pin SOT23 package and is specified for operation over the automotive (-40°C to +125°C) temperature range.

#### **Applications**

Wireless Communications Devices PA Control Portable/Battery-Powered Equipment Medical Instrumentation ADC Buffers Digital Scales/Strain Gauges

#### Features

- ♦ Available in Space-Saving UCSP, SOT23, and µMAX<sup>®</sup> Packages
- Low Distortion: 0.0002% THD (1kΩ load)
- ♦ 400µA Quiescent Supply Current per Amplifier
- Single-Supply Operation from 2.4V to 5.5V
- Input Common-Mode Voltage Range Includes Ground
- ♦ Outputs Swing Within 8mV of Rails with a 10kΩ Load
- ◆ 3MHz GBW Product, Unity-Gain Stable (MAX4250–MAX4254)
  22MHz GBW Product, Stable with A<sub>V</sub> ≥ 10V/V (MAX4249/MAX4255/MAX4256/MAX4257)
- ♦ Excellent DC Characteristics V<sub>OS</sub> = 70µV I<sub>BIAS</sub> = 1pA Large-Signal Voltage Gain = 116dB
- Low-Power Shutdown Mode Reduces Supply Current to 0.5µA Places Outputs in a High-Impedance State
- ♦ 400pF Capacitive-Load Handling Capability


#### **\_Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	top Mark
MAX4249ESD+	-40°C to +85°C	14 SO	_
MAX4249EUB+	-40°C to +85°C	10 µMAX	_
MAX4250EUK+T	-40°C to +85°C	5 SOT23	ACCI
MAX4250AAUK+T	-40°C to +125°C	5 SOT23	AEYJ

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

Ordering Information continued at end of data sheet. Selector Guide appears at end of data sheet.

#### Pin/Bump Configurations



UCSP is a trademark and µMAX is a registered trademark of Maxim Integrated Products, Inc.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

#### **ABSOLUTE MAXIMUM RATINGS**

 $\begin{array}{l} \mbox{Power-Supply Voltage (V_{DD} to V_{SS}) ......+6.0V to -0.3V \\ \mbox{Analog Input Voltage (IN_+, IN_-)....(V_{DD} + 0.3V) to (V_{SS} - 0.3V) \\ \hline \mbox{SHDN Input Voltage ......6.0V to (V_{SS} - 0.3V) \\ \mbox{Output Short-Circuit Duration to Either Supply ......Continuous \\ \hline \mbox{Continuous Power Dissipation (T_A = +70°C) } \\ \mbox{5-Pin SOT23 (derate 7.1mW/°C above +70°C).......571mW} \end{array}$ 

5-Pin SOT23 (derate 7.1mW/°C above +70°C).......571mW 8-Bump UCSP (derate 4.7mW/°C above +70°C).......379mW 8-Pin μMAX (derate 4.5mW/°C above +70°C)...........362mW 8-Pin SO (derate 5.88mW/°C above +70°C)........471mW 10-Bump UCSP (derate 6.1mW/°C above +70°C).......484mW

10-Pin µMAX (derate 5.6mW/°C above -	+70°C)444mW
14-Pin SO (derate 8.33mW/°C above +7	70°C)667mW
Operating Temperature Range	40°C to +85°C
MAX4250AAUK	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L \text{ connected to } V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at  $T_A = +25^{\circ}C.$ ) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS			MIN	ТҮР	MAX	UNITS	
Supply Voltage Range	V <sub>DD</sub>	(Note 4)			2.4		5.5	V	
			$V_{DD} = 3V$			400			
		Normal		E temperature		420	575		
Quiescent Supply Current Per Amplifier	IQ	mode	$V_{DD} = 5V$	MAX4250AAUK			675	μA	
Ampinier			V <sub>DD</sub> = 5V, U	CSP only		420	655		
		Shutdow	n mode (SHD	$\overline{N} = V_{SS}$ ) (Note 2)		0.5	1.5		
		E tempe	rature			±0.07	±0.75		
Input Offset Voltage (Note 5)	Vos	MAX425	0AAUK				±1.85	mV	
Input Offset Voltage Tempco	TCVOS					0.3		µV/°C	
	IB		$T_A = +25^{\circ}C$			0.1	1		
Input Bias Current		I <sub>B</sub> (Note 6)	(Note 6) $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				50	рА	
			$T_{A} = -40^{\circ}$	C to +125°C			1500		
			T <sub>A</sub> = +25	°C		0.1	1		
Input Offset Current	los	(Note 6)	$T_{A} = -40^{\circ}$	°C to +85°C			10	рА	
			$T_{A} = -40^{\circ}$	C to +125°C			100		
Differential Input Resistance	R <sub>IN</sub>				1000		GΩ		
Input Common-Mode Voltage	Veri	Guaranteed by		E temperature	-0.2		V <sub>DD</sub> -1.1	V	
Range	VCM	CMRR te	CMRR test MAX4250		0		V <sub>DD</sub> -1.1	v	
Common-Mode Rejection Ratio	CMBB	V <sub>SS</sub> - 0.2	$V \le V_{CM} \le$	E temperature	70	115		dB	
	Civinn	V <sub>DD</sub> - 1.7	1V	MAX4250AAUK	68			aB	

## UCSP, Single-Supply, Low-Noise, Low-Distortion, Rail-to-Rail Op Amps

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L$  connected to  $V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C.$ ) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS			MIN	ТҮР	МАХ	UNITS
Power-Supply Rejection Ratio	PSRR	V <sub>DD</sub> – 2.4V to 5.5V	E temperati MAX4250A		75 72	100		dB
		$R_L = 10k\Omega$ to $V_{DD}/2$ ;		E temperature		116		
		$V_{OUT} = 25 mV$ to $V_{DD}$ - 4.97V	MAX4250A	AUK	77			
Large-Signal Voltage Gain	Av	$R_L = 1k\Omega$ to $V_{DD}/2$ ;	E temperati	ure	80	112		dB
		$V_{OUT} = 150V \text{ to } V_{DD}$ - 4.75V	MAX4250A	AUK	77			
			V <sub>DD</sub> - V <sub>OH</sub>	Е		8	25	
Output Voltage Swing	Vout	$ V_{IN+} - V_{IN-}  \ge 10mV;$		A E		7	30 20	mV
-		$R_L = 10k\Omega$ to $V_{DD}/2$	V <sub>OL</sub> - V <sub>SS</sub>	A		1	20 25	
		$\label{eq:VIN+} \begin{split} &  V_{IN+} - V_{IN-}  \geq 10 mV, \\ & R_L = 1 k \Omega \text{ to } V_{DD}/2 \end{split}$		Е		77	200	mV
Output Voltage Swing	Vout		V <sub>DD</sub> - V <sub>OH</sub>	А			225	
	V001		V <sub>OL</sub> - V <sub>SS</sub>	Е		47	100	
			VOL - VSS	А			125	
Output Short-Circuit Current	ISC					68		mA
Output Leakage Current	I <sub>LEAK</sub>	Shutdown mode ( $\overline{SHD}$ V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>DD</sub> (No		0.001	1.0	μA		
SHDN Logic Low	VIL	(Note 2)					0.2 x V <sub>DD</sub>	V
SHDN Logic High	VIH	(Note 2)			0.8 x V <sub>DD</sub>			V
SHDN Input Current	IIL/IIH	$\overline{\text{SHDN}} = V_{\text{SS}} = V_{\text{DD}} (N)$	lote 2)			0.5	1.5	μΑ
Input Capacitance						11		pF
Gain-Bandwidth Product	GBW	MAX4250-MAX4254				3		MHz
	GBW	MAX4249/MAX4255/MAX4256/MAX4257				22		IVII IZ
Slew Rate	SR	MAX4250-MAX4254				0.3		V/µs
Siew hale	Sh	MAX4249/MAX4255/MAX4256/MAX4257				2.1		v/µs
Peak-to-Peak Input-Noise Voltage	e <sub>nP-P</sub>	f = 0.1Hz to 10Hz				760		nV <sub>P-P</sub>
		f = 10Hz				27		
Input Voltage-Noise Density	en	f = 1kHz				8.9		
		f = 30kHz				7.9		
Input Current-Noise Density	İn	f = 1kHz	f = 1kHz			0.5		fA/√Hz

Maxim Integrated

## UCSP, Single-Supply, Low-Noise, Low-Distortion, Rail-to-Rail Op Amps

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L \text{ connected to } V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}.$ Typical values are at  $T_A = +25^{\circ}C.$ ) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS			MIN	ТҮР	MAX	UNITS		
		$MAX4250-MAX42 A_V = 1V/V, V_{OUT}$		f = 1kHz		0.0004				
Total Harmonic Distortion Plus	THD+N	$R_L = 1k\Omega$ to GND (Note 7)		f = 20kHz		0.006		%		
Noise	II ID+N	MAX4249/MAX42 MAX4256/MAX42	-	f = 1kHz		0.0012		/0		
		$A_V = 1V/V, V_{OUT}$ $R_L = 1k\Omega$ to GND		f = 20kHz		0.007				
Capacitive-Load Stability		No sustained osc	illations			400		pF		
		MAX4250–MAX4254, A <sub>V</sub> = 1V/V			10					
Gain Margin	GM	MAX4249/MAX4255/MAX4256/MAX4257, A <sub>V</sub> = 10V/V				12.5		dB		
		MAX4250-MAX425		254, A <sub>V</sub> = 1V/V		74				
Phase Margin	ΦM	MAX4249/MAX4255/MAX4256/MAX4257, A <sub>V</sub> = 10V/V			68		Degrees			
			MAX425	0-MAX4254		6.7				
Settling Time		To 0.01%, VOUT = 2V step		9/MAX4255/ 6/MAX4257		1.6		μs		
		IVDD = 5% of	MAX4251/MAX4253			0.8				
Delay Time to Shutdown	tsн	normal operation MAX4249/MAX4256					μs			
Delay Time to Enable	ten	EN VOUT settles to				1/MAX4253		8		μs
·				9/MAX4256		3.5		F		
Power-Up Delay Time	tpu	$V_{DD} = 0$ to 5V ste	p, Vout st	table to 0.1%		6		μs		

Note 2: SHDN is available on the MAX4249/MAX4251/MAX4253/MAX4256 only.

Note 3: All device specifications are 100% tested at  $T_A = +25^{\circ}$ C. Limits over temperature are guaranteed by design.

Note 4: Guaranteed by the PSRR test.


**Note 5:** Offset voltage prior to reflow on the UCSP.

Note 6: Guaranteed by design.

Note 7: Lowpass-filter bandwidth is 22kHz for f = 1kHz and 80kHz for f = 20kHz. Noise floor of test equipment = 10 V/VHz.

\_Typical Operating Characteristics

 $(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = V_{OUT} = V_{DD}/2$ , input noise floor of test equipment =10nV/ $\sqrt{Hz}$  for all distortion measurements,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



Maxim Integrated

Downloaded from: http://www.datasheetcatalog.com/

### **Typical Operating Characteristics (continued)**

 $(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = V_{OUT} = V_{DD}/2$ , input noise floor of test equipment =10nV/ $\sqrt{Hz}$  for all distortion measurements,  $T_A = +25^{\circ}C$ , unless otherwise noted.)

#### LARGE-SIGNAL VOLTAGE GAIN vs. OUTPUT VOLTAGE SWING 150 $R_L = 200 k\Omega$ 140 = 20kΩ RL 130 120 $R_L = 2k\Omega$ æ 110 A 100 90 80 70 RI REFERENCED TO GND = 5V 60 50

100

150


VOUT SWING FROM EITHER SUPPLY (mV)


200


250


0


50











MAX4249/MAX4255/MAX4256/MAX4257

**GAIN AND PHASE vs. FREQUENCY** 

GAIN

PHASE

100k

FREQUENCY (Hz)

10k

180

144

108

72

36

0

-36

-72

-108

-144

-180

10M

1M

60

50

40

30

<u>ල</u> 20

0

-10

-20

-30

-40

100

0 10 (GAIN

 $V_{DD}$ 


 $= 50 k\Omega$ 

000


1k

 $C_1 = 20 p F_1$ 

INPUT OFFSET VOLTAGE vs. supply voltage



MAX4250–MAX4254 Power-Supply Rejection Ratio vs. Frequency




Maxim Integrated

6



 $(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = V_{OUT} = V_{DD}/2$ , input noise floor of test equipment =10nV/ $\sqrt{Hz}$  for all distortion measurements,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



OUTPUT VOLTAGE (VP-P)


Maxim Integrated

OUTPUT VOLTAGE (VP-P)

FREQUENCY (Hz)

### **Typical Operating Characteristics (continued)**

 $(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = V_{OUT} = V_{DD}/2$ , input noise floor of test equipment =10nV/ $\sqrt{Hz}$  for all distortion measurements, T<sub>A</sub> = +25°C, unless otherwise noted.)



### UCSP, Single-Supply, Low-Noise, Low-Distortion, Rail-to-Rail Op Amps

#### **Pin/Bump Description**

	PIN/BUMP								
MAX4250/ MAX4255	MAX4251/ MAX4256	MAX4252/ MAX4257	MAX4252		Max4249/ Max4253		MAX4254	NAME	FUNCTION
5-PIN SOT23	8-PIN SO/µMAX	8-PIN SO/µMAX	8-BUMP UCSP	10-BUMP UCSP	10-ΡΙΝ μΜΑΧ	14-PIN SO	14-PIN SO		
1	6	1, 7	A1, A3	A1, C1	1, 9	1, 13	1, 7, 8, 14	OUT, OUTA, OUTB, OUTC, OUTD	Amplifier Output
2	4	4	C2	B4	4	4	11	V <sub>SS</sub>	Negative Supply. Connect to ground for single- supply operation
3	3	3, 5	C1, C3	A3, C3	3, 7	3, 11	3, 5, 10, 12	IN+, INA+, INB+, INC+, IND+	Noninverting Amplifier Input
4	2	2, 6	B1, B3	A2, C2	2, 8	2, 12	2, 6, 9, 13	IN-, INA-, INB-, INC-, IND-	Inverting Amplifier Input
5	7	8	A2	B1	10	14	4	V <sub>DD</sub>	Positive Supply
_	8	_	_	A4, C4	5, 6	6, 9	_	SHDN, SHDNA, SHDNB	Shutdown Input, Connect to V <sub>DD</sub> or leave unconnected for normal operation (amplifier(s) enabled).
_	1, 5			_	_	5, 7, 8, 10		N.C.	No Connection. Not internally connected.
_		_	B2	B2, B3	_	_	_	_	Not populated with solder sphere

#### **Detailed Description**

The MAX4249–MAX4257 single-supply operational amplifiers feature ultra-low noise and distortion while consuming very little power. Their low distortion and low noise make them ideal for use as preamplifiers in wide dynamic-range applications, such as 16-bit analog-to-digital converters (see *Typical Operating Circuit*). Their high-input impedance and low noise are also useful for signal conditioning of high-impedance sources, such as piezoelectric transducers.

These devices have true rail-to-rail output operation, drive loads as low as  $1k\Omega$  while maintaining DC accura-

cy, and can drive capacitive loads up to 400pF without oscillation. The input common-mode voltage range extends from  $V_{DD}$  - 1.1V to 200mV beyond the negative rail. The push-pull output stage maintains excellent DC characteristics, while delivering up to ±5mA of current.

The MAX4250–4254 are unity-gain stable, whereas, the MAX4249/MAX4255/MAX4256/MAX4257 have a higher slew rate and are stable for gains  $\ge$  10V/V. The MAX4249/MAX4251/MAX4253/MAX4256 feature a low-power shutdown mode, which reduces the supply current to 0.5µA and disables the outputs.

The MAX4250AAUK is specified for operation over the automotive (-40°C to +125°C) temperature range.

#### Low Distortion

Many factors can affect the noise and distortion that the device contributes to the input signal. The following guidelines offer valuable information on the impact of design choices on Total Harmonic Distortion (THD).

Choosing proper feedback and gain resistor values for a particular application can be a very important factor in reducing THD. In general, the smaller the closedloop gain, the smaller the THD generated, especially when driving heavy resistive loads. Large-value feedback resistors can significantly improve distortion. The THD of the part normally increases at approximately 20dB per decade, as a function of frequency. Operating the device near or above the full-power bandwidth significantly degrades distortion.

Referencing the load to either supply also improves the part's distortion performance, because only one of the MOSFETs of the push-pull output stage drives the output. Referencing the load to midsupply increases the part's distortion for a given load and feedback setting. (See the Total Harmonic Distortion vs. Frequency graph in the *Typical Operating Characteristics*.)

For gains  $\geq$  10V/V, the decompensated devices MAX4249/MAX4255/MAX4256/MAX4257 deliver the best distortion performance, since they have a higher slew rate and provide a higher amount of loop gain for a given closed-loop gain setting. Capacitive loads below 400pF, do not significantly affect distortion results. Distortion performance remains relatively constant over supply voltages.

**Low Noise** The amplifier's input-referred, noise-voltage density is dominated by flicker noise at lower frequencies, and by thermal noise at higher frequencies. Because the thermal noise contribution is affected by the parallel combination of the feedback resistive network (RF II RG, Figure 1), these resistors should be reduced in cases where the system bandwidth is large and thermal noise is dominant. This noise contribution factor decreases, however, with increasing gain settings.

For example, the input noise-voltage density of the circuit with RF = 100k $\Omega$ , RG = 11k $\Omega$  (A<sub>V</sub> = 10V/V) is e<sub>n</sub> = 15nV/ $\sqrt{Hz}$ , e<sub>n</sub> can be reduced to 9nV/ $\sqrt{Hz}$  by choosing RF = 10k $\Omega$ , RG = 1.1k $\Omega$  (A<sub>V</sub> = 10V/V), at the expense of greater current consumption and potentially higher distortion. For a gain of 100V/V with RF = 100k $\Omega$ , RG = 1.1k $\Omega$ , the e<sub>n</sub> is low (9nV/ $\sqrt{Hz}$ ).






Figure 1. Adding Feed-Forward Compensation








Figure 2b. Pulse Response with 10pF Feed-Forward Compensation

### UCSP, Single-Supply, Low-Noise, Low-Distortion, Rail-to-Rail Op Amps




Figure 3. Overdriven Input Showing No Phase Reversal




Figure 4. Rail-to-Rail Output Operation




Figure 5. Capacitive-Load Driving Circuit

Maxim Integrated

#### Using a Feed-Forward Compensation Capacitor, Cz

The amplifier's input capacitance is 11pF. If the resistance seen by the inverting input is large (feedback network), this can introduce a pole within the amplifier's bandwidth, resulting in reduced phase margin. Compensate the reduced phase margin by introducing a feed-forward capacitor (Cz) between the inverting input and the output (Figure 1). This effectively cancels the pole from the inverting input of the amplifier. Choose the value of Cz as follows:

$$C_{Z} = 11 \times (R_{F} / R_{G}) [pF]$$

In the unity-gain stable MAX4250–MAX4254, the use of a proper Cz is most important for Ay = 2V/V, and Ay = -1V/V. In the decompensated MAX4249/MAX4255/MAX4256/MAX4257, Cz is most important for Ay = 10V/V. Figures 2a and 2b show transient response both with and without Cz.

Using a slightly smaller Cz than suggested by the formula above achieves a higher bandwidth at the expense of reduced phase and gain margin. As a general guideline, consider using Cz for cases where RG II RF is greater than  $20k\Omega$  (MAX4250–MAX4254) or greater than  $5k\Omega$  (MAX4249/MAX4255/MAX4256/MAX4257).

#### **Applications Information**

The MAX4249–MAX4257 combine good driving capability with ground-sensing input and rail-to-rail output operation. With their low distortion, low noise, and lowpower consumption, these devices are ideal for use in portable instrumentation systems and other low-power, noise-sensitive applications.

#### **Ground-Sensing and Rail-to-Rail Outputs**

The common-mode input range of these devices extends below ground, and offers excellent commonmode rejection. These devices are guaranteed not to undergo phase reversal when the input is overdriven (Figure 3).

Figure 4 showcases the true rail-to-rail output operation of the amplifier, configured with  $A_V = 10V/V$ . The output swings to within 8mV of the supplies with a  $10k\Omega$  load, making the devices ideal in low-supply-voltage applications.

#### **Output Loading and Stability**

Even with their low quiescent current of 400 $\mu$ A, these amplifiers can drive 1k $\Omega$  loads while maintaining excellent DC accuracy. Stability while driving heavy capacitive loads is another key feature.




Figure 6. Isolation Resistance vs. Capacitive Loading to Minimize Peaking (<2dB)




Figure 7. Peaking vs. Capacitive Load




Figure 8. MAX4250–MAX4254 Unity-Gain Bandwidth vs. Capacitive Load

These devices maintain stability while driving loads up to 400pF. To drive higher capacitive loads, place a small isolation resistor in series between the output of the amplifier and the capacitive load (Figure 5). This resistor improves the amplifier's phase margin by isolating the capacitor from the op amp's output. Reference Figure 6 to select a resistance value that will ensure a load capacitance that limits peaking to <2dB (25%). For example, if the capacitive load is 1000pF, the corresponding isolation resistor is 150 $\Omega$ . Figure 7 shows that peaking occurs without the isolation resistor. Figure 8 shows the unity-gain bandwidth vs. capacitive load for the MAX4250–MAX4254.


#### **Power Supplies and Layout**

The MAX4249–MAX4257 operate from a single 2.4V to 5.5V power supply or from dual supplies of  $\pm 1.20V$  to  $\pm 2.75V$ . For single-supply operation, bypass the power supply with a 0.1µF ceramic capacitor placed close to the V<sub>DD</sub> pin. If operating from dual supplies, bypass each supply to ground.

Good layout improves performance by decreasing the amount of stray capacitance and noise at the op amp's inputs and output. To decrease stray capacitance, minimize PC board trace lengths and resistor leads, and place external components close to the op amp's pins.


# UCSP, Single-Supply, Low-Noise, Low-Distortion, Rail-to-Rail Op Amps

**Typical Operating Circuit** 



### Selector Guide

PART	GAIN BANDWIDTH (MHz)	MINIMUM STABLE GAIN (V/V)	NO. OF AMPLIFIERS PER PACKAGE	SHUTDOWN MODE	PIN-PACKAGE
MAX4249	22	10	2	Yes	10-pin µMAX, 14-pin SO
MAX4250/A	3	1	1	_	5-pin SOT23
MAX4251	3	1	1	Yes	8-pin µMAX/SO
MAX4252	3	1	2	—	8-pin µMAX/SO, 8-bump UCSP
MAX4253	3	1	2	Yes	10-pin μMAX, 14-pin SO, 10-bump UCSP
MAX4254	3	1	4		14-pin SO
MAX4255	22	10	1	_	5-pin SOT23
MAX4256	22	10	1	Yes	8-pin μMAX/SO
MAX4257	22	10	2	_	8-pin µMAX/SO



#### \_\_\_Pin/Bump Configurations (continued)

### \_Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	top Mark
MAX4251ESA+	-40°C to +85°C	8 SO	—
MAX4251EUA+	-40°C to +85°C	8 µMAX	—
MAX4252EBL+T	-40°C to +85°C	8 UCSP	AAO
MAX4252ESA+	-40°C to +85°C	8 SO	—
MAX4252EUA+	-40°C to +85°C	8 µMAX	—
MAX4253EBC+T	-40°C to +85°C	10 UCSP	AAK
MAX4253EUB+	-40°C to +85°C	10 µMAX	—
MAX4253ESD+	-40°C to +85°C	14 SO	—
MAX4254ESD+	-40°C to +85°C	14 SO	—
MAX4255EUK+T	-40°C to +85°C	5 SOT23	ACCJ
MAX4256ESA+	-40°C to +85°C	8 SO	—
MAX4256EUA+	-40°C to +85°C	8 µMAX	—
MAX4257ESA+	-40°C to +85°C	8 SO	—
MAX4257ESA/V+T	-40°C to +85°C	8 SO	—
MAX4257EUA+	-40°C to +85°C	8 µMAX	—

## UCSP, Single-Supply, Low-Noise, Low-Distortion, Rail-to-Rail Op Amps

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
5 SOT-23	U5+2	<u>21-0057</u>	<u>90-0174</u>
8 µMAX	U8+1	<u>21-0036</u>	<u>90-0092</u>
10 µMAX	U10+2	<u>21-0061</u>	<u>90-0330</u>
3 x 3 µCSP	B9+5	<u>21-0093</u>	_
14 SOIC	S14+1	<u>21-0041</u>	<u>90-0112</u>
12 µCSP	B12+4	<u>21-0104</u>	—

Maxim Integrated

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	
8	10/11	Added lead-free packaging to the <i>Ordering Information</i> and changed the Input Bias Current and Input Offset Current conditions in the <i>Electrical Characteristics</i> table	1, 2, 14
9	12/12	Added MAX4257ESA/V+T to Ordering Information.	14



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

16

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2012 Maxim Integrated Products, Inc.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.