

# **DDR2 SDRAM SODIMM**

MT4HTF3264HZ – 256MB MT4HTF6464HZ – 512MB MT4HTF12864HZ – 1GB


# **Features**

- 200-pin, small-outline dual in-line memory module (SODIMM)
- Fast data transfer rates: PC2-3200, PC2-4200, PC2-5300, or PC2-6400
- 256MB (32 Meg x 64), 512MB (64 Meg x 64), 1GB (128 Meg x 64)
- $V_{DD} = V_{DDO} = 1.8V$
- $V_{DDSPD} = 1.7 3.6V$
- JEDEC-standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- 4*n*-bit prefetch architecture
- · Multiple internal device banks for concurrent operation
- Programmable CAS latency (CL)
- Posted CAS additive latency (AL)
- WRITE latency = READ latency 1 <sup>t</sup>CK
- Programmable burst lengths (BL): 4 or 8
- · Adjustable data-output drive strength
- 64ms, 8192-cycle refresh
- On-die termination (ODT)
- · Halogen-free
- Serial presence detect (SPD) with EEPROM
- Gold edge contacts
- Single rank

### **Table 1: Key Timing Parameters**

### Figure 1: 200-Pin SODIMM (MO-224 R/C C)

Module height: 30mm (1.181in)



### Options

## Marking

Operating temperature	_
- Commercial (0°C $\leq$ T <sub>A</sub> $\leq$ +70°C)	None
– Industrial $(-40^{\circ}C \le T_A \le +85^{\circ}C)^1$	Ι
Package	
<ul> <li>200-pin DIMM (halogen-free)</li> </ul>	Z
• Frequency/CL <sup>2</sup>	
-2.5ns @ CL = 5 (DDR2-800)	-80E
- 2.5ns @ CL = 6 (DDR2-800)	-800
- 3.0ns @ CL = 5 (DDR2-667)	-667

- Notes: 1. Contact Micron for industrial temperature module offerings.
  - 2. CL = CAS (READ) latency.

Speed	Industry		Data Ra	te (MT/s)	<sup>t</sup> RCD	<sup>t</sup> RP	<sup>t</sup> RC	
Grade	Nomenclature	CL = 6	CL = 5	CL = 4	CL = 3	(ns)	(ns)	(ns)
-80E	PC2-6400	800	800	533	400	12.5	12.5	55
-800	PC2-6400	800	667	533	400	15	15	55
-667	PC2-5300	-	667	553	400	15	15	55
-53E	PC2-4200	-	-	553	400	15	15	55
-40E	PC2-3200	-	-	400	400	15	15	55

PDF: 09005aef83c05a5d htf4c32\_64\_128x64hz.pdf - Rev. D 4/14 EN Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2009 Micron Technology, Inc. All rights reserved.



### Table 2: Addressing

Parameter	256MB	512MB	1GB
Refresh count	8K	8K	8K
Row address	8K A[12:0]	8K A[12:0]	16K A[13:0]
Device bank address	4 BA[1:0]	8 BA[2:0]	8 BA[2:0]
Device configuration	512Mb (32 Meg x 16)	1Gb (64 Meg x 16)	2Gb (128 Meg x16)
Column address	1K A[9:0]	1K A[9:0]	1K A[9:0]
Module rank address	1 SO#	1 S0#	1 SO#

### Table 3: Part Numbers and Timing Parameters – 256MB

#### Base device: MT47H32M16,<sup>1</sup> 512Mb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT4HTF3264H(I)Z-80E	256MB	32 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT4HTF3264H(I)Z-800	256MB	32 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT4HTF3264H(I)Z-667	256MB	32 Meg x 64	5.3 GB/s	3.0ns/667 MT/s	5-5-5

#### Table 4: Part Numbers and Timing Parameters – 512MB

#### Base device: MT47H64M16,<sup>1</sup> 1Gb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT4HTF6464H(I)Z-80E	512MB	64 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT4HTF6464H(I)Z-800	512MB	64 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT4HTF6464H(I)Z-667	512MB	64 Meg x 64	5.3 GB/s	3.0ns/667 MT/s	5-5-5

#### Table 5: Part Numbers and Timing Parameters - 1GB Modules

#### Base device: MT47H128M16,<sup>1</sup> 2Gb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT4HTF12864H(I)Z-80E	1GB	128 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT4HTF12864H(I)Z-800	1GB	128 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT4HTF12864H(I)Z-667	1GB	128 Meg x 64	5.3 GB/s	3.0ns/667 MT/s	5-5-5

Notes: 1. The data sheet for the base device can be found on Micron's Web site.

2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT4HTF6464HZ-667<u>M1</u>.



# **Pin Assignments**

### **Table 6: Pin Assignments**

	200-Pin DDR2 SODIMM Front					200-Pin DDR2 SODIMM Back									
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Pin Symbol Pin Symbol Pin Symbol Pin Sy						Symbol
1	V <sub>REF</sub>	51	DQS2	101	A1	151	DQ42	2	V <sub>SS</sub>	52	DM2	102	A0	152	DQ46
3	V <sub>SS</sub>	53	V <sub>SS</sub>	103	V <sub>DD</sub>	153	DQ43	4	DQ4	54	V <sub>SS</sub>	104	V <sub>DD</sub>	154	DQ47
5	DQ0	55	DQ18	105	A10	155	V <sub>SS</sub>	6	DQ5	56	DQ22	106	BA1	156	V <sub>SS</sub>
7	DQ1	57	DQ19	107	BA0	157	DQ48	8	V <sub>SS</sub>	58	DQ23	108	RAS#	158	DQ52
9	V <sub>SS</sub>	59	V <sub>SS</sub>	109	WE#	159	DQ49	10	DM0	60	V <sub>SS</sub>	110	S0#	160	DQ53
11	DQS0#	61	DQ24	111	V <sub>DD</sub>	161	V <sub>SS</sub>	12	V <sub>SS</sub>	62	DQ28	112	V <sub>DD</sub>	162	V <sub>SS</sub>
13	DQS0	63	DQ25	113	CAS#	163	NC	14	DQ6	64	DQ29	114	ODT0	164	CK1
15	V <sub>SS</sub>	65	V <sub>SS</sub>	115	NC	165	V <sub>SS</sub>	16	DQ7	66	V <sub>SS</sub>	116	NC/A13 <sup>2</sup>	166	CK1#
17	DQ2	67	DM3	117	V <sub>DD</sub>	167	DQS6#	18	V <sub>SS</sub>	68	DQS3#	118	V <sub>DD</sub>	168	V <sub>SS</sub>
19	DQ3	69	NC	119	NC	169	DQS6	20	DQ12	70	DQS3	120	NC	170	DM6
21	V <sub>SS</sub>	71	V <sub>SS</sub>	121	V <sub>SS</sub>	171	V <sub>SS</sub>	22	DQ13	72	V <sub>SS</sub>	122	V <sub>SS</sub>	172	V <sub>SS</sub>
23	DQ8	73	DQ26	123	DQ32	173	DQ50	24	V <sub>SS</sub>	74	DQ30	124	DQ36	174	DQ54
25	DQ9	75	DQ27	125	DQ33	175	DQ51	26	DM1	76	DQ31	126	DQ37	176	DQ55
27	V <sub>SS</sub>	77	V <sub>SS</sub>	127	V <sub>SS</sub>	177	V <sub>SS</sub>	28	V <sub>SS</sub>	78	V <sub>SS</sub>	128	V <sub>SS</sub>	178	V <sub>SS</sub>
29	DQS1#	79	CKE0	129	DQS4#	179	DQ56	30	CK0	80	NC	130	DM4	180	DQ60
31	DQS1	81	V <sub>DD</sub>	131	DQS4	181	DQ57	32	CK0#	82	V <sub>DD</sub>	132	V <sub>SS</sub>	182	DQ61
33	V <sub>SS</sub>	83	NC	133	V <sub>SS</sub>	183	V <sub>SS</sub>	34	V <sub>SS</sub>	84	NC	134	DQ38	184	V <sub>SS</sub>
35	DQ10	85	NC/BA2 <sup>1</sup>	135	DQ34	185	DM7	36	DQ14	86	NC	136	DQ39	186	DQS7#
37	DQ11	87	V <sub>DD</sub>	137	DQ35	187	V <sub>SS</sub>	38	DQ15	88	V <sub>DD</sub>	138	V <sub>SS</sub>	188	DQS7
39	V <sub>SS</sub>	89	A12	139	V <sub>SS</sub>	189	DQ58	40	V <sub>SS</sub>	90	A11	140	DQ44	190	V <sub>SS</sub>
41	V <sub>SS</sub>	91	A9	141	DQ40	191	DQ59	42	V <sub>SS</sub>	92	A7	142	DQ45	192	DQ62
43	DQ16	93	A8	143	DQ41	193	V <sub>SS</sub>	44	DQ20	94	A6	144	V <sub>SS</sub>	194	DQ63
45	DQ17	95	V <sub>DD</sub>	145	V <sub>SS</sub>	195	SDA	46	DQ21	96	V <sub>DD</sub>	146	DQS5#	196	V <sub>SS</sub>
47	V <sub>SS</sub>	97	A5	147	DM5	197	SCL	48	V <sub>SS</sub>	98	A4	148	DQS5	198	SA0
49	DQS2#	99	A3	149	V <sub>SS</sub>	199	V <sub>DDSPD</sub>	50	NC	100	A2	150	V <sub>SS</sub>	200	SA1

Notes: 1. Pin 85 is NC for 256MB, BA2 for 512MB and 1GB.

2. Pin 116 is NC for 256MB and 512MB, A13 for 1GB.



# **Pin Descriptions**

The pin description table below is a comprehensive list of all possible pins for all DDR2 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

### **Table 7: Pin Descriptions**

Symbol	Туре	Description
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column ad- dress and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	<b>Bank address inputs:</b> Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.
CKx, CK#x	Input	<b>Clock:</b> Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	<b>Clock enable:</b> Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DDR2 SDRAM.
DMx	Input	<b>Data mask (x8 devices only):</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	<b>On-die termination:</b> Enables (registered HIGH) and disables (registered LOW) termi- nation resistance internal to the DDR2 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input	<b>Reset:</b> Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure that CKE is LOW and DQ are High-Z.
S#x	Input	<b>Chip select:</b> Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	Serial address inputs: Used to configure the SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for SPD EEPROM:</b> Used to synchronize communication to and from the SPD EEPROM on the I <sup>2</sup> C bus.
СВх	I/O	Check bits. Used for system error detection and correction.
DQx	I/O	Data input/output: Bidirectional data bus.
DQSx, DQS#x	I/O	<b>Data strobe:</b> Travels with the DQ and is used to capture DQ at the DRAM or the con- troller. Output with read data; input with write data for source synchronous opera- tion. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.




#### **Table 7: Pin Descriptions (Continued)**

Symbol	Туре	Description
SDA	I/O	Serial data: Used to transfer addresses and data into and out of the SPD EEPROM on the $I^2C$ bus.
RDQSx, RDQS#x	Output	<b>Redundant data strobe (x8 devices only):</b> RDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, RDQS becomes data mask (see DMx). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
Err_Out#	Output (open drain)	Parity error output: Parity error found on the command and address bus.
V <sub>DD</sub> /V <sub>DDQ</sub>	Supply	<b>Power supply:</b> 1.8V $\pm$ 0.1V. The component V <sub>DD</sub> and V <sub>DDQ</sub> are connected to the module V <sub>DD</sub> .
V <sub>DDSPD</sub>	Supply	SPD EEPROM power supply: 1.7–3.6V.
V <sub>REF</sub>	Supply	Reference voltage: V <sub>DD</sub> /2.
V <sub>SS</sub>	Supply	Ground.
NC	_	No connect: These pins are not connected on the module.
NF	_	<b>No function:</b> These pins are connected within the module, but provide no functional- ity.
NU	-	Not used: These pins are not used in specific module configurations/operations.
RFU	-	Reserved for future use.



# **Functional Block Diagram**

### **Figure 2: Functional Block Diagram**





# **General Description**

DDR2 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 4 or 8-bank DDR2 SDRAM devices. DDR2 SDRAM modules use DDR architecture to achieve high-speed operation. DDR2 architecture is essentially a 4*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR2 SDRAM module effectively consists of a single 4*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR2 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals. A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR2 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

### **Serial Presence-Detect EEPROM Operation**

DDR2 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to V<sub>SS</sub>, permanently disabling hardware write protection.



# **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in the device data sheet are not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

### **Table 8: Absolute Maximum Ratings**

Symbol	Parameter		Min	Мах	Units
V <sub>DD</sub> /V <sub>DDQ</sub>	$V_{DD}/V_{DDQ}$ supply voltage relative to $V_{SS}$	-0.5	2.3	V	
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to $V_{SS}$	age on any pin relative to V <sub>SS</sub>			
lı	Input leakage current; Any input $0V \le V_{IN} \le V_{DD}$ ; $V_{REF}$ input $0V \le V_{IN} \le 0.95V$ ; (All other	Address inputs, RAS#, CAS#, WE#, S#, CKE, ODT, BA	-20	20	μA
	pins not under test = 0V)	СК, СК#	-10	10	
		DM	-5	5	
l <sub>oz</sub>	Output leakage current; $0V \le V_{OUT} \le V_{DDQ}$ ; DQ and ODT are disabled	DQ, DQS, DQS#	-5	5	μA
I <sub>VREF</sub>	$V_{REF}$ leakage current; $V_{REF}$ = valid $V_{REF}$ level		-8	8	μA
T <sub>A</sub>	Module ambient operating temperature	Commercial	0	+70	°C
		Industrial	-40	+85	°C
T <sub>C</sub> <sup>1</sup>	DDR2 SDRAM component operating tem-	Commercial	0	+85	°C
	perature <sup>2</sup>	Industrial	-40	+95	°C

Notes: 1. The refresh rate is required to double when T<sub>C</sub> exceeds 85°C.

2. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.



# **DRAM Operating Conditions**

Recommended AC operating conditions are given in the DDR2 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades.

### **Table 9: Module and Component Speed Grades**

DDR2 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-1GA	-187E
-80E	-25E
-800	-25
-667	-3
-53E	-37E
-40E	-5E

### **Design Considerations**

#### Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

#### Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



# I<sub>DD</sub> Specifications

## Table 10: DDR2 I<sub>DD</sub> Specifications and Conditions – 256MB (Die Revision G)

Values shown for MT47H32M16 DDR2 SDRAM only and are computed from values specified in the 512Mb (32 Meg x 16) component data sheet

			-80E/		
Parameter		Symbol	-800	-667	Units
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ), <sup>t</sup> I <sup>t</sup> RAS = <sup>t</sup> RAS MIN (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH between valid comm inputs are switching; Data bus inputs are switching	I <sub>DD0</sub>	320	300	mA	
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0 \text{ m/r}$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RC = {}^{t}RC (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS \text{ MIN } (I_{DD})$ , ${}^{t}RCE$ is HIGH, S# is HIGH between valid commands; Address bus input Data pattern is same as $I_{DD4W}$	$RCD = {}^{t}RCD (I_{DD});$	I <sub>DD1</sub>	380	360	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	28	28	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CH HIGH, S# is HIGH; Other control and address bus inputs are stable; I are floating		I <sub>DD2Q</sub>	104	96	mA
<b>Precharge standby current:</b> All device banks idle; ${}^{t}CK = {}^{t}CK (I_{DD})$ ; HIGH; Other control and address bus inputs are switching; Data bus switching		I <sub>DD2N</sub>	120	108	mA
<b>Active power-down current:</b> All device banks open; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub>	72	60	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		36	60 36 128 540	
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}R$ . ( $I_{DD}$ ), ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commar and address bus inputs are switching; Data bus inputs are switching.	ds; Other control	I <sub>DD3N</sub>	140	128	mA
<b>Operating burst write current:</b> All device banks open; Continuou = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP HIGH, S# is HIGH between valid commands; Address bus inputs are bus inputs are switching	= <sup>t</sup> RP (I <sub>DD</sub> ); CKE is	I <sub>DD4W</sub>	640	540	mA
<b>Operating burst read current:</b> All device banks open; Continuou: = 0mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MA ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bu switching; Data bus inputs are switching	$X (I_{DD}), ^{t}RP = ^{t}RP$	I <sub>DD4R</sub>	600	500	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at every val; CKE is HIGH, S# is HIGH between valid commands; Other contro inputs are switching; Data bus inputs are switching		I <sub>DD5</sub>	400	360	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	I <sub>DD6</sub>	28	28	mA
<b>Operating bank interleave read current:</b> All device banks interl = 0mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}RCD (I_{DD}) - 1 \times {}^{t}CK (I_{DD})$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RRD = {}^{t}RRD (I_{DD})$ , ${}^{t}RCD = {}^{t}RCD (I_{DD})$ ; CKE is HIGH, S# is HIGH b commands; Address bus inputs are stable during deselects; Data bu switching	(I <sub>DD</sub> ), <sup>t</sup> RC = <sup>t</sup> RC etween valid	I <sub>DD7</sub>	860	800	mA



### Table 11: DDR2 I<sub>DD</sub> Specifications and Conditions – 256MB (Die Revision H)

Values shown for MT47H32M16 DDR2 SDRAM only and are computed from values specified in the 512Mb (32 Meg x 16) component data sheet

Parameter			-80E/ -800	-667	Units
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RC = <sup>t</sup> RC ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MIN ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD0</sub>	TBD	TBD	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RCD = {}^{t}RCD$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub>	TBD	TBD	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	TBD	TBD	mA
<b>Precharge quiet standby current:</b> All device banks idle; ${}^{t}CK = {}^{t}CK$ (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating		I <sub>DD2Q</sub>	TBD	TBD	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD2N</sub>	TBD	TBD	mA
Active power-down current:All device banks open; ${}^{t}CK = {}^{t}CK$ Fast PDN exit(I <sub>DD</sub> );CKE is LOW;Other control and address bus inputs are stable;MR[12] = 0		I <sub>DD3P</sub>	TBD	TBD	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		TBD	TBD	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub>	TBD	TBD	mA
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4W</sub>	TBD	TBD	mA
<b>Operating burst read current:</b> All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4R</sub>	TBD	TBD	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ); REFRESH command at every <sup>t</sup> RFC ( $I_{DD}$ ) interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD5</sub>	TBD	TBD	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating		I <sub>DD6</sub>	TBD	TBD	mA
<b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}$ RCD ( $I_{DD}$ ) - 1 × ${}^{t}$ CK ( $I_{DD}$ ); ${}^{t}$ CK = ${}^{t}$ CK ( $I_{DD}$ ), ${}^{t}$ RC = ${}^{t}$ RC ( $I_{DD}$ ), ${}^{t}$ RCD = ${}^{t}$ RCD ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching		I <sub>DD7</sub>	TBD	TBD	mA



### Table 12: DDR2 I<sub>DD</sub> Specifications and Conditions – 512MB (Die Revision E and G)

Values shown for MT47H64M16 DDR2 SDRAM only and are computed from values specified in the 1Gb (64 Meg x 16) component data sheet

Parameter		Symbol	-80E/ -800	-667	Units
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RC = <sup>t</sup> RC ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MIN ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD0</sub>	600	540	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RCD = {}^{t}RCD$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub>	700	520	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	28	28	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CH HIGH, S# is HIGH; Other control and address bus inputs are stable; D are floating		I <sub>DD2Q</sub>	300	260	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); HIGH; Other control and address bus inputs are switching; Data bus switching		I <sub>DD2N</sub>	320	280	mA
<b>Active power-down current:</b> All device banks open; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub>	160	120	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		40	40	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub>	340	300	mA
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4W</sub>	1260	800	mA
<b>Operating burst read current:</b> All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4R</sub>	1280	880	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ); REFRESH command at every <sup>t</sup> RFC ( $I_{DD}$ ) interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD5</sub>	1200	1080	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating		I <sub>DD6</sub>	28	28	mA
<b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}$ RCD ( $I_{DD}$ ) - 1 × ${}^{t}$ CK ( $I_{DD}$ ); ${}^{t}$ CK = ${}^{t}$ CK ( $I_{DD}$ ), ${}^{t}$ RC = ${}^{t}$ RC ( $I_{DD}$ ), ${}^{t}$ RCD = ${}^{t}$ RCD ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching		I <sub>DD7</sub>	1760	1400	mA



### Table 13: DDR2 I<sub>DD</sub> Specifications and Conditions – 512MB (Die Revision H)

Values shown for MT47H64M16 DDR2 SDRAM only and are computed from values specified in the 1Gb (64 Meg x 16) component data sheet

Parameter		Symbol	-80E/ -800	-667	Units
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RC = <sup>t</sup> RC ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MIN ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD0</sub>	320	300	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RCD = {}^{t}RCD$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub>	380	360	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	28	28	mA
<b>Precharge quiet standby current:</b> All device banks idle; ${}^{t}CK = {}^{t}CK (I_{DD})$ ; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating		I <sub>DD2Q</sub>	104	104	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); HIGH; Other control and address bus inputs are switching; Data bus switching		I <sub>DD2N</sub>	120	104	mA
<b>Active power-down current:</b> All device banks open; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub>	80	60	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		40	40	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub>	140	128	mA
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4W</sub>	640	540	mA
<b>Operating burst read current:</b> All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4R</sub>	600	500	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ); REFRESH command at every <sup>t</sup> RFC ( $I_{DD}$ ) interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD5</sub>	600	580	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating		I <sub>DD6</sub>	28	28	mA
<b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}$ RCD ( $I_{DD}$ ) - 1 × ${}^{t}$ CK ( $I_{DD}$ ); ${}^{t}$ CK = ${}^{t}$ CK ( $I_{DD}$ ), ${}^{t}$ RC = ${}^{t}$ RC ( $I_{DD}$ ), ${}^{t}$ RCD = ${}^{t}$ RCD ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching		I <sub>DD7</sub>	1040	920	mA



### Table 14: DDR2 I<sub>DD</sub> Specifications and Conditions – 512MB (Die Revision M)

Values shown for MT47H64M16 DDR2 SDRAM only and are computed from values specified in the 1Gb (64 Meg x 16) component data sheet

Parameter		Symbol	-80E/ -800	-667	Units
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RC = <sup>t</sup> RC ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MIN ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD0</sub>	320	300	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0mA$ ; $BL = 4$ , $CL = CL$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RCD = {}^{t}RCD$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub>	380	360	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	40	40	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> Ck HIGH, S# is HIGH; Other control and address bus inputs are stable; D are floating		I <sub>DD2Q</sub>	104	104	mA
<b>Precharge standby current:</b> All device banks idle; ${}^{t}CK = {}^{t}CK (I_{DD})$ ; HIGH; Other control and address bus inputs are switching; Data bus switching		I <sub>DD2N</sub>	120	104	mA
<b>Active power-down current:</b> All device banks open; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub>	120	112	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		80	80	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub>	152	144	mA
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4W</sub>	640	540	mA
<b>Operating burst read current:</b> All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4R</sub>	600	500	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ); REFRESH command at every <sup>t</sup> RFC ( $I_{DD}$ ) interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD5</sub>	640	620	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating		I <sub>DD6</sub>	28	28	mA
<b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}$ RCD ( $I_{DD}$ ) - 1 × ${}^{t}$ CK ( $I_{DD}$ ); ${}^{t}$ CK = ${}^{t}$ CK ( $I_{DD}$ ), ${}^{t}$ RC = ${}^{t}$ RC ( $I_{DD}$ ), ${}^{t}$ RCD = ${}^{t}$ RCD ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching		I <sub>DD7</sub>	1040	920	mA



### Table 15: DDR2 I<sub>DD</sub> Specifications and Conditions – 1GB (Die Revision C)

Values shown for MT47H128M16 DDR2 SDRAM only and are computed from values specified in the 2Gb (128 Meg x 16) component data sheet

Parameter		Symbol	-80E/ -800	-667	Units
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ), <sup>t</sup> RC = <sup>t</sup> RC (I <sub>DD</sub> ), <sup>t</sup> RAS = <sup>t</sup> RAS MIN (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD0</sub>	360	340	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0mA$ ; $BL = 4$ , $CL = CL$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RCD = {}^{t}RCD$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub>	420	400	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	48	48	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CH HIGH, S# is HIGH; Other control and address bus inputs are stable; D are floating		I <sub>DD2Q</sub>	180	160	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); HIGH; Other control and address bus inputs are switching; Data bus switching		I <sub>DD2N</sub>	200	180	mA
<b>Active power-down current:</b> All device banks open; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub>	100	100	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		56	56	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub>	200	180	mA
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4W</sub>	760	680	mA
<b>Operating burst read current:</b> All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = <sup>t</sup> RP ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4R</sub>	760	680	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at every <sup>t</sup> RFC (I <sub>DD</sub> ) interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD5</sub>	680	660	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating		I <sub>DD6</sub>	48	48	mA
<b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}$ RCD ( $I_{DD}$ ) - 1 × ${}^{t}$ CK ( $I_{DD}$ ); ${}^{t}$ CK = ${}^{t}$ CK ( $I_{DD}$ ), ${}^{t}$ RC = ${}^{t}$ RC ( $I_{DD}$ ), ${}^{t}$ RCD = ${}^{t}$ RCD ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching		I <sub>DD7</sub>	1120	1000	mA



# **Serial Presence-Detect**

For the latest SPD data, refer to Micron's SPD page: www.micron.com/SPD.

### **Table 16: SPD EEPROM Operating Conditions**

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V <sub>DDSPD</sub>	1.7	3.6	V
Input high voltage: logic 1; All inputs	V <sub>IH</sub>	V <sub>DDSPD</sub> × 0.7	V <sub>DDSPD</sub> + 0.5	V
Input low voltage: logic 0; All inputs	V <sub>IL</sub>	-0.6	V <sub>DDSPD</sub> × 0.3	V
Output low voltage: I <sub>OUT</sub> = 3mA	V <sub>OL</sub>	_	0.4	V
Input leakage current: $V_{IN}$ = GND to $V_{DD}$	ILI	0.1	3	μA
Output leakage current: V <sub>OUT</sub> = GND to V <sub>DD</sub>	I <sub>LO</sub>	0.05	3	μA
Standby current	I <sub>SB</sub>	1.6	4	μΑ
Power supply current, READ: SCL clock frequency = 100 kHz	I <sub>CCR</sub>	0.4	1	mA
Power supply current, WRITE: SCL clock frequency = 100 kHz	I <sub>CCW</sub>	2	3	mA

### **Table 17: SPD EEPROM AC Operating Conditions**

Parameter/Condition	Symbol	Min	Мах	Units	Notes
SCL LOW to SDA data-out valid	<sup>t</sup> AA	0.2	0.9	μs	1
Time bus must be free before a new transition can start	<sup>t</sup> BUF	1.3	-	μs	
Data-out hold time	<sup>t</sup> DH	200	_	ns	
SDA and SCL fall time	tF	_	300	ns	2
SDA and SCL rise time	<sup>t</sup> R	_	300	ns	2
Data-in hold time	<sup>t</sup> HD:DAT	0	_	μs	
Start condition hold time	<sup>t</sup> HD:STA	0.6	_	μs	
Clock HIGH period	tHIGH	0.6	_	μs	
Noise suppression time constant at SCL, SDA inputs	tl	_	50	ns	
Clock LOW period	<sup>t</sup> LOW	1.3	_	μs	
SCL clock frequency	<sup>t</sup> SCL	_	400	kHz	
Data-in setup time	<sup>t</sup> SU:DAT	100	_	ns	
Start condition setup time	<sup>t</sup> SU:STA	0.6	_	μs	3
Stop condition setup time	<sup>t</sup> SU:STO	0.6	_	μs	
WRITE cycle time	tWRC	_	10	ms	4


Notes: 1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.

- 2. This parameter is sampled.
- 3. For a restart condition or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (<sup>t</sup>WRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.



# **Module Dimensions**

### Figure 3: 200-Pin DDR2 SODIMM



2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.