

128K x 8 EEPROM

Radiation Tolerant

AVAILABLE AS MILITARY SPECIFICATIONS

- SMD 5962-38267
- MIL-PRF-38535

FEATURES

- High speed: 150, 200, and 250ns
- Data Retention: 10 Years
- Low power dissipation, active current (20mW/MHz (TYP)), standby current (100μW(MAX))
- Single +5V ($\pm 10\%$) power supply
- Data Polling and Ready/Busy Signals
- Erase/Write Endurance (10,000 cycles in a page mode)
- Software Data protection Algorithm
- Data Protection Circuitry during power on/off
- Hardware Data Protection with RES pin
- Automatic Programming:

Automatic Page Write: 10ms (MAX)

128 Byte page size

• Timing

OPTIONS	MARKINGS
000	

150ns access	-15	
200ns access	-20	
250ns access	-25	
 Packages 		
Ceramic Flat Pack	F	No. 306
Radiation Shielded Ceramic FP*	SF	No. 305
Ceramic SOJ	DCJ	No. 508

•	Operating Temperature Ranges	
	-Military (-55 $^{\circ}$ C to +125 $^{\circ}$ C)	XT
	-Industrial (-40°C to +85°C)	IT

883C -Full Military Processing (-55°C to +125°C)

*NOTE: Package lid is connected to ground (Vss). 2-sided shielding provided via a Tungsten lid and a Tungsten slug on the underside of package. 6.5X typ. TID boost due to shielding. (Geostationary orbit) Proven typ. total dose 40K to 100K RADS. Contact factory for more information. Micross can perform TID lot testing.

> For more products and information please visit our web site at www.micross.com

PIN ASSIGNMENT (Top View)

32-Pin CFP (F & SF), 32-Pin CSOJ (DCJ)

RDY/BUSY\	1 32	Vcc
A16	2 31	A15
A14	3 30	RES\
A12	4 29	WE∖
A7	5 28	A13
A6	6 27	A8
A5	7 26	A9
A4	8 25	A11
A3	9 24	OE\
A2	10 23	A10
A1	11 22	CE\
A0	12 21	I/O 7
I/O 0	13 20	I/O 6
I/O 1	14 19	I/O 5
I/O 2	15 18	I/O 4
Vss	16 17	I/O 3
		l

GENERAL DESCRIPTION

The AS58C1001 is a 1 Megabit CMOS Electrically Erasable Programmable Read Only Memory (EEPROM) organized as 131, 072 x 8 bits. The AS58C1001 is capable or in system electrical Byte and Page reprogrammability.


The AS58C1001 achieves high speed access, low power consumption, and a high level of reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology and CMOS process and circuitry technology.

This device has a 128-Byte Page Programming function to make its erase and write operations faster. The AS58C1001 features Data Polling and a Ready/Busy signal to indicate completion of erase and programming operations.

This EEPROM provides several levels of data protection. ware data protection is provided with the RES pin, in addition to noise protection on the WE signal and write inhibit during power on and off. Software data protection is implemented using JEDEC Optional Standard algorithm.

The AS58C1001 is designed for high reliability in the most manding applications. Data retention is specified for 10 years and erase/write endurance is guaranteed to a minimum of 10,000 cycles in the Page Mode.

FUNCTIONAL BLOCK DIAGRAM



MODE SELECTION

MODE	CE\	OE\	WE\	RES\	RDY/BUSY\1	I/O
READ	V_{IL}	V_{IL}	V_{IH}	V_{H}	High-Z	D _{OUT}
STANDBY	V_{IH}	Х	Χ	Х	High-Z	High-Z
WRITE	V_{IL}	V_{IH}	V_{IL}	V_{H}	High-Z to V _{OL}	D _{IN}
DESELECT	V_{IL}	V_{IH}	V_{IH}	V_{H}	High-Z	High-Z
WRITE	X	Х	V_{IH}	Х		
INHIBIT	Χ	V_{IL}	Χ	Х		
DATA POLLING	V _{IL}	V _{IL}	V _{IH}	V _H	V _{OL}	Data Out (I/O7)
PROGRAM	Х	Х	Х	V _{IL}	High-Z	High-Z



FUNCTIONAL DESCRIPTION

AUTOMATIC PAGE WRITE

The Page Write feature allows 1 to 128 Bytes of data to be written into the EEPROM in a single cycle and allows the undefined data within 128 Bytes to be written corresponding to the undefined address (A_0 to A_6). Loading the first Byte of data, the data load window of 30 μ s opens for the second. In the same manner each additional Byte of data can be loaded within 30 μ s. In case CE\ and WE\ are kept high for 100 μ s after data input, the EEPROM enters erase and write automatically and only the input data can be written into the EEPROM. In Page mode the data can be written and accessed 10^4 times per page, and in Byte mode 10^3 times per Byte.

DATA\ POLLING

Data\ Polling allows the status of the EEPROM to be determined. If the EEPROM is set to Read mode during a Write cycle, and inversion of the last Byte of data to be loaded outputs from I/O, to indicate that the EEPROM is performing a Write operation.

WRITE PROTECTION

- (1) Noise protection: Noise on a write cycle will not act as a trigger with a WE\ pulse of less than 20ns.
- (2) Write inhibit: Holding OE\ low, WE\ high or CE\ high, inhibits a write cycle during power on/off.

WE\ AND CE\ PIN OPERATION

During a write cycle, addresses are latched by the falling edge of WE\ or CE\, and data is latched by the rising edge of WE\ or CE\.


WRITE/ERASE ENDURANCE AND DATA RETENTION

The endurance with page programming is 10^4 cycles (1% cumulative failure rate) and the data retention time is more than 10 years when a device is programmed less than 10^4 cycles.


DATA PROTECTION

To protect the data during operation and power on/off, the AS58C1001 has:

1. Data protection against Noise on Control Pins (CE\, OE\, WE\) during Operation. During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the AS58C1001 has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width of more than 20ns on the control pins.







FUNCTIONAL DESCRIPTION (continued)

DATA PROTECTION (continued)

2. Data protection at Vcc on/off.

When RES\ is low, the EEPROM cannot be erased and programmed. Therefore, data can be protected by keeping RES\ low when Vcc is switched. RES\ should be high during programming because it does not provide a latch function. When Vcc is turned on or off, noise on the control pins generated by external circuits (CPU, etc.) may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable, standby or readout state by using a CPU reset signal to RES\ pin.

In addition, when RES\ is kept high at Vcc on/off timing, the input level of control pins (CE\, OE\, WE\) must be held as CE\=Vcc or OE\=LOW or WE\=Vcc level.

3. Software Data Protection

To protect against unintentional programming caused by noise generated by external circuits, AS58C1001 has a Software data protection function. To initate Software data protection mode, 3 bytes of data must be input, followed by a dummy write cycle of any address and any data byte. This exact sequence switches the device into protection mode.

Write Data (Normal Data Input) 5555 AA 2AAA 55 4 5555 A0

The Software data protection mode can be cancelled by inputting the following 6 Bytes. This changes the AS58C1001 to the Non-Protection mode, for normal operation.

Address	Data
5555	AA
\	\
2AAA	55
\	\
5555	80
↓	↓
5555	ΑA
\	\
2AAA	55
\	\
5555	20



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	0.5V to +7.0V ¹
Voltage on any pin Relative to Vss	0.6V to +7.0V ¹
Storage Temperature	65°C to +150°C
Operating Temperature Range	55°C to +125°C
Soldering Temperature Range	260°C
Maximum Junction Temperature**	+150°C
Power Dissipation	1.0W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

** Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(-55^{\circ}C \le T_{A} \le 125^{\circ}C; Vcc = 5V \pm 10\%)$

PARAMETER	CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V_{IH}	2.2	$V_{CC} + 0.3V$	V	9
Input Low (Logic 0) Voltage ³		V_{IL}	-0.3	0.8	V	2
Input Voltage (RES\ Pin)		V_{H}	Vcc-0.5	V _{CC} +1.0	V	
Input Leakage Current ⁴	OV ≤ V _{IN} ≤ Vcc	Iμ	-2	2	μΑ	4
Output Leakage Current	Output(s) disabled, OV ≤ V _{OUT} ≤ Vcc	I _{LO}	-2	2	μΑ	
Output High Voltage	$I_{OH} = -400 \ \mu A$	V_{OH}	2.4		V	
Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$	V_{OL}		0.4	V	

				MAX			
PARAMETER	CONDITIONS	SYM	-15	-20	-25	UNITS	NOTES
Power Supply Current:	I _{OUT} =OmA, Vcc = 5.5V Cycle=1μS, Duty=100%	I _{CC3}	20	20	20	m A	
Operating	I _{OUT} =OmA, Vcc = 5.5V Cycle=MIN, Duty=100%	I CC3	65	55	50	IIIA	
Power Supply Current:	CE\=Vcc, Vcc = 5.5V	I _{CC1}	350	350	350	μΑ	
Standby	CE\=V _{IH} , Vcc = 5.5V	I _{CC2}	3	3	3	mA	

CAPACITANCE

PARAMETER	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C, f = 1MHz$	C_{IN}	6	pF	
Output Capactiance	$V_{IN} = 0$	Co	12	pF	



AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

 $(-55^{\circ}C \le T_{c} \le 125^{\circ}C; Vcc = 5V \pm 10\%)$

Test Conditions

• Input Pulse Levels: 0.0V to 3.0V • Input rise and fall times: \leq 20ns

• Output Load: 1 TTL Gate +100pF (including scope and jig)

• Reference levels for measuring timing: 1.5V, 1.5V

ITEM DESCRIPTION	TEST CONDITION	SYMBOL	-15		-20		-25		UNITS
TIEM DESCRIPTION	TEST CONDITION	STWIDOL	MIN	MAX	MIN	MAX	MIN	MAX	CIVITO
Address Access Time	CE\=OE\=V _{IL} WE\=V _{IH}	t _{ACC}		150		200		250	ns
Chip Enable Access Time	OE\=V _{IL} WE\=V _{IH}	t _Œ	_	150	_	200	_	250	ns
Output Enable Acess Time	CE\=V _{IL} WE\=V _{IH}	t _{OE}	10	75	10	75	10	75	ns
Output Hold to Address Change	CE\=OE\=V _{IL} WE\=V _{IH}	t o⊢	0	-	0		0	_	ns
Output Disable to Llink 7	CE\=V _{IL} WE\=V _{IH}	t _{DF}	0	50	0	50	0	50	ns
Output Disable to High-Z	CE\=OE\=V _{IL} WE\=V _{IH}	t _{DFR}	0	350	0	350	0	350	ns
RES\ to Output Delay	CE\=OE\=V _{IL} WE\=V _{IH}	t _{RR}	0	450	0	450	0	450	ns

AC ELECTRICAL CHARACTERISTICS FOR SOFTWARE DATA PROTECTION CYCLE OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNITS
Byte Load Cycle Time	t _{BLC}	0.55	30	μS
Write Cycle Time	t _{WC}	10		mS

AC ELECTRICAL CHARACTERISTICS FOR DATA\ POLLING OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNITS
Output Enable Hold Time	t _{OEH}	0		ns
Output Enable to Write Setup Time	t _{OES}	0		ns
Write Start Time	t _{DW}	150		ns
Write Cycle Time	t _{WC}		10	ms



AC ELECTRICAL CHARACTERISTICS FOR PAGE ERASE AND PAGE WRITE OPERATIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Address Setup Time	t _{AS}	0		ns
Write Enable to Write Setup Time	t _{WS} ⁸	0		ns
Chip Enable to Write Setup Time	t _{CS} ⁷	0	-	ns
Write Pulse Width	t _{WP} ⁷	250		ns
VVIILE I dise vvidil i	t _{CW} 9	250		ns
Address Hold Time	t _{AH}	150		ns
Data Setup Time	t _{DS}	100		ns
Data Hold Time	t _{DH}	10		ns
Write Enable Hold Time	t _{WH} ⁸	0		ns
Chip Enable Hold Time	t _{CH} ⁷	0		ns
Out Enable to Write Setup Time	t _{OES}	0		ns
Output Enable Hold Time	t _{OEH}	0	-	ns
Data Latch Time	t _{DL}	200		ns
Write Cycle Time	t _{WC}	10		ms
Byte Load Window	t _{BL}	100		μs
Byte Load Cycle	t _{BLC}	0.55	30	μs
Time to Device Busy	t _{DB}	120		ns
RES\ to Write Setup Time	t _{RP}	100		μs
Vcc to RES\ Setup Time	t _{RES}	1		μS

AC ELECTRICAL CHARACTERISTICS FOR BYTE ERASE AND BYTE WRITE OPERATIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Address Setup Time	t _{AS}	0		ns
Chip Enable to Write Setup Time	t _{CS} ⁷	0		ns
Write Pulse Width	t _{CW} ⁸	250		ns
Write i dise Width	t _{WP} ⁷	250		ns
Address Hold Time	t _{AH}	150	-	ns
Data Setup Time	t _{DS}	100		ns
Data Hold Time	t _{DH}	10		ns
Chip Enable Hold Time	t _{CH} ⁷	0		ns
Out Enable to Write Setup Time	t _{OES}	0		ns
Output Enable Hold Time	t _{OEH}	0		ns
Write Cycle Time	t _{WC}	10		ms
Byte Load Window	t _{BL}	100		μS
Time to Device Busy	t _{DB}	120		ns
RES\ to Write Setup Time	t _{RP}	100		μS
Vcc to RES\ Setup Time	t _{RES} ¹⁰	1		μS

AC TEST CONDITIONS

Input Pulse Levels	0V to 3	V
Input Rise and Fall Times	≤20ns	s
Input Timing Reference Level	1.5	V
Output Reference Level	1.5	V
Output Load	See Figure	1





Figure 1
OUTPUT LOAD EQUIVALENT

NOTES:


- 1. Relative to Vss
- 2. $V_{IN} min = -3.0V$ for pulse widths ≤ 50 ns
- 3. V_{IL} min = -1.0V for pulse widths \leq 50ns
- 4. I_{II} on RES\ = 100ua MAX
- t_{OF} is defined as the time at which E the output becomes and open circuit and data is no longer driven.
- 6. Use this device in longer cycle than this value
- 7. WE\ controlled operation
- 8. CE\ controlled operation
- 9. RES \setminus pin V_{IH} is V_{H}
- 10. Reference only, not tested




READ TIMING WAVEFORM




SOFTWARE DATA PROTECTION TIMING WAVEFORM (protection mode)




SOFTWARE DATA PROTECTION TIMING WAVEFORM (non-protection mode)




DATA\ POLLING TIMING WAVEFORM




TOGGLE BIT WAVEFORM




PAGE WRITE TIMING WAVEFORM (WE\ CONTROLLED)




PAGE WRITE TIMING WAVEFORM (CE\ CONTROLLED)



BYTE WRITE TIMING WAVEFORM (WE\ CONTROLLED)




BYTE WRITE TIMING WAVEFORM (CE\ CONTROLLED)




MECHANICAL DEFINITIONS*

Micross Case #305 (Package Designator SF) SMD # 5962-38267, Case Outline N








	SMD SPECIFICATIONS			
SYMBOL	MIN	MAX		
Α	0.125	0.150		
A1	0.090	0.110		
b	0.015	0.019		
С	0.003	0.007		
D	0.810	0.830		
D1	0.775	0.785		
D2	0.745	0.755		
E	0.425	0.445		
E1	0.290	0.310		
е	0.045	0.055		
Н	1.000	1.100		
L	0.290	0.310		
Q	0.026	0.037		

^{*}All measurements are in inches.

MECHANICAL DEFINITIONS*

Micross Case #306 (Package Designator F) SMD # 5962-38267, Case Outline M








	SMD SPECIFICATIONS			
SYMBOL	MIN	MAX		
Α	0.097	0.123		
A1	0.090	0.110		
b	0.015	0.019		
С	0.003	0.007		
D	0.810	0.830		
D2	0.745	0.755		
Е	0.425	0.445		
E1	0.330	0.356		
е	0.045	0.055		
Н	1.000	1.100		
L	0.290	0.310		
Q	0.026	0.037		


NOTE: All drawings are per the SMD. Micross' package dimensional limits may differ, but they will be within the SMD limits.


*All measurements are in inches.

MECHANICAL DEFINITIONS*

Micross Case #508 (Package Designator DCJ)







	MICROSS PACKAGE SPECIFICATIONS			
SYMBOL	MIN	MAX		
А	0.132	0.142		
A1	0.076	0.086		
A2	0.018	0.028		
В	0.018	0.032		
b	0.015	0.019		
D	0.816	0.834		
D1	0.745	0.755		
Е	0.430	0.440		
E1	0.465	0.485		
E2	0.415	0.425		
е	0.045	0.055		



ORDERING INFORMATION

EXAMPLE: AS58C1001SF-15/IT

Device Number	Package Type	Speed ns	Process
AS58C1001	SF	-15	/*
AS58C1001	SF	-20	/*
AS58C1001	SF	-25	/*

Device Number	Package Type	Speed ns	Process
AS58C1001	F	-15	/*
AS58C1001	F	-20	/*
AS58C1001	F	-25	/*

EXAMPLE: AS58C1001F-25/883C

EXAMPLE: AS58C1001DCJ-20/IT

Device Number	Package Type	Speed ns	Process
AS58C1001	DCJ	-15	/*
AS58C1001	DCJ	-20	/*
AS58C1001	DCJ	-25	/*

*AVAILABLE PROCESSES

 $IT = Industrial \ Temperature \ Range \\ XT = Extended \ Temperature \ Range \\ 883C = Full \ Military \ Processing \\ -55^{\circ}C \ to +125^{\circ}C \\ -55$



MICROSS TO DSCC PART NUMBER

Package Designator F

Micross Part # SMD Part#
AS58C1001F-25/883C 5962-3826716QMA
AS58C1001F-20/883C 5962-3826717QMA
AS58C1001F-15/883C 5962-3826718QMA

Package Designator SF

Micross Part # SMD Part#
AS58C1001SF-25/883C 5962-3826716QNA
AS58C1001SF-20/883C 5962-3826717QNA
AS58C1001SF-15/883C 5962-3826718QNA

Package Designators DCJ not currenly available on the SMD



DOCUMENT TITLE 128K x 8 EEPROM

Rev # 5.5	<u>History</u> Removed ECA Package	Release Date December 2008	<u>Status</u> Release
5.6	Removed 5962 references	November 2009	Release
5.7	Removed DG drawing & references	December 2009	Release
5.8	Added Micross Information	January 2010	Release
5.9	Updated Military Specifications and note on page 1	November 2010	Release