

# Serial EEPROM Series Automotive EEPROM 125°C Operation SPI BUS EEPROM

# BR25H160-2C

### General Description

BR25H160-2C is a serial EEPROM of SPI BUS interface method.

#### Features

- High speed clock action up to 10MHz (Max.)
- Wait function by HOLDB terminal.
- Part or whole of memory arrays settable as read only memory area by program.
- 2.5V to 5.5V single power source action most suitable
  - for battery use.
- Page write mode useful for initial value write at factory shipment.
- For SPI bus interface (CPOL, CPHA)=(0, 0), (1, 1)
- Self-timed programming cycle.
- Low Supply Current

At write operation (5V) : 1.0mA (Typ.) At read operation (5V) : 1.0mA (Typ.) At standby operation (5V) : 0.1µA (Typ.)

- Address auto increment function at read operation
- Prevention of write mistake

Write prohibition at power on.

Write prohibition by command code (WRDI).

Write prohibition by WPB pin.

Write prohibition block setting by status registers (BP1, BP0).

Prevention of write mistake at low voltage.

- MSOP8, TSSOP-B8, SOP8, SOP-J8 Package
- Data at shipment Memory array: FFh, status register WPEN, BP1, BP0:0
- More than 100 years data retention.
- More than 1 million write cycles.
- AEC-Q100 Qualified.

# Package



TSSOP-B8 2.90mm x 4.00mm x 0.90mm 3.00mm x 6.40mm x 1.20mm



SOP8 5.00mm x 6.20mm x 1.71mm

SOP-J8 4.90mm x 6.00mm x 1.65mm

### Page write

Number of pages	32 Byte
Product number	BR25H160-2C

### ●BR25H160-2C

C	Capacity	Bit Format	Product Number	Supply Voltage	MSOP8	TSSOP-B8	SOP8	SOP-J8
	16Kbit	2Kx8	BR25H160-2C	2.5V to 5.5V	•	•	•	•

● Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Supply Voltage	VCC	-0.3 to +6.5	V
		380(MSOP8)*1	
Permissible Dissipation	D.I	410(TSSOP-B8) <sup>*2</sup>	
·	Pd	560(SOP8) *3	mW
		560(SOP-J8)*4	
Storage Temperature Range	Tstg	-65 to +150	°C
Operating Temperature Range	Topr	-40 to +125	°C
Terminal Voltage	_	-0.3 to VCC+0.3	V

<sup>•</sup> When using at Ta=25°C or higher, 3.1mW(\*1), 3.3mW(\*2), 4.5mW (\*3,\*4)to be reduced per 1°C

# ●Memory cell characteristics (VCC=2.5V to 5.5V)

Deventer		Limits	l lait	Condition	
Parameter	Min.	Тур.	Max.	Unit	Condition
	1,000,000	_	_	Cycles	Ta≦85°C
Write Cycles *5	500,000	_	_	Cycles	Ta≦105°C
	300,000	_	_	Cycles	Ta≦125°C
	100	_	_	Years	Ta≦25°C
Data Retention *5	60	_	_	Years	Ta≦105°C
	50	_	_	Years	Ta≦125°C

<sup>\*5:</sup> Not 100% TESTED

Recommended Operating Ratings

Parameter	Symbol	Limits	Unit
Supply Voltage	VCC	2.5 to 5.5	V
Input Voltage	Vin	0 to VCC	V

●Input / output capacity (Ta=25°C, frequency=5MHz)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Capacity *6	C <sub>IN</sub>	V <sub>IN</sub> =GND	_	8	5 C
Output Capacity *6	C <sub>OUT</sub>	V <sub>OUT</sub> =GND	_	8	рŀ

<sup>\*6:</sup> Not 100% TESTED

●DC characteristics (Unless otherwise specified, Ta=-40°C to +125°C, VCC=2.5V to 5.5V)

DC characteristics (Un		Limits		·		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input High Voltage	VIH	0.7xVCC	_	VCC +0.3	V	2.5V≦VCC≦5.5V
Input Low Voltage	VIL	-0.3	_	0.3x VCC	>	2.5V≦VCC≦5.5V
Output Low Voltage	VOL	0	_	0.4	V	IOL=2.1mA
Output High Voltage	VOH	VCC-0.5	_	VCC	V	IOH=-0.4mA
Input Leakage Current	ILI	-2	_	2	μΑ	V <sub>IN</sub> =0V to VCC
Output Leakage Current	ILO	-2	_	2	μΑ	V <sub>OUT</sub> =0V to VCC, CSB=VCC
Supply Current	ICC1	I	_	2.0	mA	VCC=2.5V,fSCK=5MHz, tE/W=4ms VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Byte write, Page write, Write status register
(WRITE)	ICC2	_	_	3.0	mA	VCC=5.5V,fSCK=5 or 10 MHz, tE/W=4ms VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Byte write, Page write, Write status register
	ICC3	_	_	1.5	mA	VCC=2.5V,fSCK=5MHz VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Read, Read status register
Supply Current (READ)	ICC4	_	-	2.0	mA	VCC=5.5V,fSCK=5MHz VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Read, Read status register
	ICC5	_	-	4.0	mA	VCC=5.5V,fSCK=10MHz VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Read, Read status register
Standby Current	ISB	_	_	10	μA	VCC=5.5V CSB=HOLDB=WPB=VCC, SCK=SI=VCC or =GND, SO=OPEN

●AC characteristics (Ta=-40°C to +125°C, unless otherwise specified, load capacity C<sub>L1</sub>=100pF)

Min.   Typ.   Max.   Min.   Typ.   Max.				≤VCC≤	-		≤VCC≤	5.5V	
SCK High Time	Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
SCK Low Time	SCK Frequency	fSCK	_	_	5	_	_	10	MHz
CSB High Time	SCK High Time	tSCKWH	85	_	_	40	_	_	ns
CSB Setup Time         tCSS         90         -         -         30         -         -         ns           CSB Hold Time         tCSH         85         -         -         30         -         -         ns           SCK Setup Time         tSCKS         90         -         -         30         -         -         ns           SCK Hold Time         tSCKH         90         -         -         30         -         -         ns           SI Hold Time         tDIS         20         -         -         10         -         -         ns           SI Hold Time         tDIH         30         -         -         10         -         -         ns           Data Output Delay Time1         tPD1         -         -         60         -         -         40         ns           Data Output Delay Time2         tPD2         -         -         50         -         -         30         ns           Output Disable Time         tOH         0         -         -         0         -         -         ns           HOLDB Setting         tHFF         40         -         -         0	SCK Low Time	tSCKWL	85	_	_	40	_	_	ns
CSB Hold Time	CSB High Time	tCS	85	_	_	40	_	_	ns
SCK Setup Time         tSCKS         90         -         -         30         -         -         ns           SCK Hold Time         tSCKH         90         -         -         30         -         -         ns           SI Setup Time         tDIS         20         -         -         10         -         -         ns           SI Hold Time         tDIH         30         -         -         10         -         -         ns           Data Output Delay Time1         tPD1         -         -         60         -         -         40         ns           Data Output Delay Time2         tPD2         -         -         50         -         -         40         ns           Output Disable Time2         tDOUTPUT Disable Time         tOUTPUT Disable Time         tOUTPUT Disable Time         tOUTPUT Disable Time         tHFS         0         -         -         0         -         -         ns           HOLDB Setting         tHFF         40         -         -         30         -         -         ns           HOLDB Release         tHRS         0         -         -         0         -         -         ns	CSB Setup Time	tCSS	90	_	_	30	_	-	ns
SCK Hold Time         tSCKH         90         -         -         30         -         -         ns           SI Setup Time         tDIS         20         -         -         10         -         -         ns           SI Hold Time         tDIH         30         -         -         10         -         -         ns           Data Output Delay Time1         tPD1         -         -         60         -         -         40         ns           Data Output Delay Time2         tPD2         -         -         60         -         -         40         ns           Data Output Delay Time2         tPD2         -         -         50         -         -         30         ns           Output Hold Time         tOUtput Fold Time         tOUTPUT Fold Time         tOUTPUT Fold Time         tOUTPUT Fold Time         tHFS         0         -         -         0         -         -         ns           HOLDB Setting         tHFH         40         -         -         30         -         -         ns           HOLDB Release         tHRS         0         -         -         0         -         -         ns	CSB Hold Time	tCSH	85	_	_	30	_	_	ns
SI Setup Time         tDIS         20         -         -         10         -         -         ns           SI Hold Time         tDIH         30         -         -         10         -         -         ns           Data Output Delay Time1         tPD1         -         -         60         -         -         40         ns           Data Output Delay Time1         tPD1         -         -         60         -         -         40         ns           Data Output Delay Time2         tPD2         -         -         60         -         -         40         ns           Output Hold Time         tOH         0         -         -         0         -         -         ns           HOLDB Setting         tHFF         0         -         -         0         -         -         ns           HOLDB Release         tHRS         0         -         -         0         -         -         ns           HOLDB Release         tHRH         70         -         -         0         -         -         ns           Time from HOLDB         tHOZ         -         -         100         -	SCK Setup Time	tSCKS	90	_	_	30	_	-	ns
SI Hold Time	SCK Hold Time	tSCKH	90	_	_	30	_	_	ns
Data Output Delay Time1         tPD1         -         -         60         -         -         40         ns           Data Output Delay Time2 (CL2=30pF)         tPD2         -         -         50         -         -         30         ns           Output Hold Time         tOH         0         -         -         0         -         -         ns           Output Disable Time         tOZ         -         -         100         -         -         40         ns           HOLDB Setting         tHFS         0         -         -         0         -         -         ns           HOLDB Setting         tHFH         40         -         -         30         -         -         ns           HOLDB Release         tHRS         0         -         -         0         -         -         ns           HOLDB Release         tHRH         70         -         -         30         -         -         ns           to Output High-Z         tHOZ         -         -         100         -         -         40         ns           to Output Change         tHPD         -         -         60 <td< td=""><td>SI Setup Time</td><td>tDIS</td><td>20</td><td>_</td><td>_</td><td>10</td><td>_</td><td>-</td><td>ns</td></td<>	SI Setup Time	tDIS	20	_	_	10	_	-	ns
Data Output Delay Time2 (Cuz=30pF)         tPD2         −         −         50         −         −         30         ns           Output Hold Time         tOH         0         −         −         0         −         −         ns           Output Disable Time         tOZ         −         −         100         −         −         40         ns           HOLDB Setting         tHFS         0         −         −         0         −         −         ns           HOLDB Setting         tHFH         40         −         −         30         −         −         ns           HOLDB Release         tHRS         0         −         −         0         −         −         ns           HOLDB Release         tHRH         70         −         −         30         −         −         ns           HOLDB Release         tHOZ         −         −         100         −         −         ns           Time from HOLDB         tHOZ         −         −         100         −         −         40         ns           Time from HOLDB         thOUTPUT Change         tRC         −         −         1 <t< td=""><td>SI Hold Time</td><td>tDIH</td><td>30</td><td>_</td><td>_</td><td>10</td><td>_</td><td>_</td><td>ns</td></t<>	SI Hold Time	tDIH	30	_	_	10	_	_	ns
CLD=30PF    TPD2	Data Output Delay Time1	tPD1	_	_	60	_	_	40	ns
Output Disable Time         tOZ         —         —         100         —         —         40         ns           HOLDB Setting Setup Time         tHFS         0         —         —         0         —         —         ns           HOLDB Setting Hold Time         tHFH         40         —         —         30         —         —         ns           HOLDB Release Setup Time         tHRS         0         —         —         0         —         —         ns           HOLDB Release Hold Time         tHRH         70         —         —         30         —         —         ns           Time from HOLDB to Output High-Z         tHOZ         —         —         100         —         —         40         ns           Time from HOLDB to Output Change         tHPD         —         —         60         —         —         40         ns           SCK Rise Time*1         tRC         —         —         1         —         —         1         µs           OUTPUT Rise Time*1         tRO         —         —         40         —         —         40         ns		tPD2	_	_	50	_	_	30	ns
HOLDB Setting Setup Time         tHFS         0         -         -         0         -         -         ns           HOLDB Setting HOLDB Setting HOLDB Release Setup Time         tHFH         40         -         -         30         -         -         ns           HOLDB Release Setup Time         tHRS         0         -         -         0         -         -         ns           HOLDB Release HOLDB Release Setup Time         tHRH         70         -         -         30         -         -         ns           Time from HOLDB Time from HOLDB To Output High-Z         tHOZ         -         -         -         40         ns           Time from HOLDB To Output Change SCK Rise Time*1         tRC         -         -         -         40         ns           SCK Fall Time*1         tRC         -         -         1         -         -         1         μs           OUTPUT Rise Time*1         tRO         -         -         40         -         -         40         ns	Output Hold Time	tOH	0	_	_	0	_	_	ns
Setup Time	Output Disable Time	tOZ	_	_	100	_	_	40	ns
Setup Time         HOLDB Setting         tHFH         40         -         -         30         -         -         ns           HOLDB Release Setup Time         tHRS         0         -         -         0         -         -         ns           HOLDB Release Hold Time         tHRH         70         -         -         30         -         -         ns           Time from HOLDB to Output High-Z         tHOZ         -         -         100         -         -         40         ns           Time from HOLDB to Output Change         tHPD         -         -         60         -         -         40         ns           SCK Rise Time*1         tRC         -         -         1         -         -         1         μs           OUTPUT Rise Time*1         tRO         -         -         40         -         -         40         ns           OUTPUT Fall Time*1         tFO         -         -         40         -         -         40         ns		tHFS	0	_	_	0	_	_	ns
Hold Time	· ·								
HOLDB Release   Setup Time   HOLDB Release   HOLDB Release   HOLDB Release   HOLDB Release   HOLDB   HOLDB		tHFH	40	_	_	30	_	_	ns
Setup Time         tHRS         0         -         -         0         -         -         ns           HOLDB Release Hold Time         tHRH         70         -         -         30         -         -         ns           Time from HOLDB to Output High-Z Time from HOLDB to Output Change         tHPD         -         -         60         -         -         40         ns           SCK Rise Time*1         tRC         -         -         1         -         -         1         µs           SCK Fall Time*1         tRO         -         -         40         -         -         40         ns           OUTPUT Rise Time*1         tFO         -         -         40         -         -         40         ns									
HOLDB Release Hold Time         tHRH         70         —         —         30         —         —         ns           Time from HOLDB to Output High-Z         tHOZ         —         —         —         40         ns           Time from HOLDB to Output Change         tHPD         —         —         60         —         —         40         ns           SCK Rise Time*1         tRC         —         —         1         —         —         1         μs           SCK Fall Time*1         tRO         —         —         40         —         —         40         ns           OUTPUT Rise Time*1         tFO         —         —         40         —         —         40         ns		tHRS	0	_	_	0	_	_	ns
Hold Time         tHRH         70         —         —         30         —         —         ns           Time from HOLDB to Output High-Z         tHOZ         —         —         —         40         ns           SCK Rise Time from HOLDB to Output Change         tHPD         —         —         60         —         —         40         ns           SCK Rise Time SCK Fall Time from From From From From From From From F	· · · · · · · · · · · · · · · · · · ·								
Time from HOLDB to Output High-Z         tHOZ         —         —         —         40         ns           Time from HOLDB to Output Change         tHPD         —         —         60         —         —         40         ns           SCK Rise Time*1         tRC         —         —         1         —         —         1         μs           SCK Fall Time*1         tFC         —         —         1         —         —         1         μs           OUTPUT Rise Time*1         tRO         —         —         40         —         —         40         ns           OUTPUT Fall Time*1         tFO         —         —         40         —         —         40         ns		tHRH	70	_	_	30	_	_	ns
to Output High-Z  Time from HOLDB to Output Change  SCK Rise Time*1  tFC - 1 - 40 ns  SCK Fall Time*1  tRO 1 - 1 µs  OUTPUT Rise Time*1  tFO - 40 - 40 ns									
Time from HOLDB         tHPD         -         -         60         -         -         40         ns           SCK Rise Time*1         tRC         -         -         1         -         -         1         μs           SCK Fall Time*1         tFC         -         -         1         -         -         1         μs           OUTPUT Rise Time*1         tRO         -         -         40         -         -         40         ns           OUTPUT Fall Time*1         tFO         -         -         40         -         -         40         ns		tHOZ	_	_	100	_	_	40	ns
to Output Change       sck Rise Time*1       tRC       -       -       1       -       -       1       μs         SCK Fall Time*1       tFC       -       -       1       -       -       1       μs         OUTPUT Rise Time*1       tRO       -       -       40       -       -       40       ns         OUTPUT Fall Time*1       tFO       -       -       40       -       -       40       ns									
SCK Rise Time*1         tRC         -         -         1         -         -         1         μs           SCK Fall Time*1         tFC         -         -         1         -         -         1         μs           OUTPUT Rise Time*1         tRO         -         -         40         -         -         40         ns           OUTPUT Fall Time*1         tFO         -         -         40         -         -         40         ns	to Output Change	tHPD	_	_	60	_	_	40	ns
SCK Fall Time <sup>*1</sup> tFC 1 1 µs  OUTPUT Rise Time <sup>*1</sup> tRO 40 40 ns  OUTPUT Fall Time <sup>*1</sup> tFO - 40 40 ns		tRC	_	_	1	_	_	1	μs
OUTPUT Rise Time*1         tRO         -         -         40         -         -         40         ns           OUTPUT Fall Time*1         tFO         -         -         40         -         -         40         ns			_	_	1	_	_	1	·
OUTPUT Fall Time <sup>*1</sup> tFO 40 40 ns			_	_	40	_	_	40	
		tFO	_	_	40	_	_	40	ns
Write lime	Write Time	tE/W	_	_	4	_	_	4	ms

<sup>\*1</sup> NOT 100% TESTED

# ■AC measurement conditions

Parameter	Symbol		Limits				
raiametei	Symbol	Min.	Тур.	Max.	Unit		
Load Capacity 1	C <sub>L1</sub>	_	_	100	pF		
Load Capacity 2	C <sub>L2</sub>	_	_	30	pF		
Input Rise Time	_	_	_	50	ns		
Input Fall Time	_	_	_	50	ns		
Input Voltage	_	0.2VCC/0.8VCC		/CC	V		
Input / Output Judgment Voltage	_	0.3VCC/0.7VCC			V		




Figure 1. Input/Output judgment voltage

### Serial Input / output Timing




Figure 2. Input timing

SI is taken into IC inside in sync with data rise edge of SCK. Input address and data from the most significant bit MSB.




Figure 3. Input / Output timing

SO is output in sync with data fall edge of SCK. Data is output from the most significant bit MSB.




Figure 4. HOLD timing

### Block diagram




Figure 5. Block diagram

Datasheet

# ●Pin Configuration




Figure 6. Pin assignment diagram

# ●Pin Descriptions

Terminal number	Terminal name	Input /Output	Function
1	CSB	Input	Chip select input
2	SO	Output	Serial data output
3	WPB	Input	Write protect input Write status register command is prohibited.
4	GND	_	All input / output reference voltage, 0V
5	SI	Input	Start bit, ope code, address, and serial data input
6	SCK	Input	Serial clock input
7	HOLDB	Input	Hold input Command communications may be suspended temporarily (HOLD status)
8	VCC	_	Power source to be connected

# ●Typical Performance Curves




Figure 7. Input High Voltage VIH (CSB,SCK,SI,HOLDB,WPB)




Figure 8. Input Low Voltage VIL (CSB,SCK,SI,HOLDB,WPB)




Figure 9. Output Low Voltage VOL, IOL (Vcc=2.5V)




Figure 10. Output High Voltage VOH, IOH (Vcc=2.5V)




Figure 11. Input Leakage Current ILI (CSB,SCK,SI,HOLDB,WPB)




Figure 12. Output Leakage Current ILO(SO)(Vcc=5.5V)




Figure 13. Supply Current (WRITE) ICC1,2




Figure 14. Supply Current (READ) ICC3,4




Figure 15. Supply Current (READ) ICC5




Figure.16 Standby Current ISB




Figure 17. SCK Frequency fSCK




Figure 18. SCK High Time tSCKWH




Figure 19. SCK Low Time tSCKWL




Figure 20. CSB High Time tCS




Figure 21. CSB Setup Time tCSS




Figure 22. CSB Hold Time tCSH




Figure 23. SI Setup Time tDIS




Figure 24. SI Hold Time tDIH




Figure 25. Data Output Delay Time tPD1 (CL=100pF)




Figure 26. Data Output Delay Time tPD2 (CL=30pF)




Figure 27.Output Disable Time tOZ




Figure 28. HOLDB Setting Hold Time tHFH




Figure 29. HOLDB Release Hold Time tHRH




Figure 30. Time from HOLDB to Output High-Z tHOZ




Figure 31. Time from HOLDB to Output Change tHPD




Figure 32. Output Rise Time tRO




Figure 33. Output Fall Time tFO




Figure 34. Write Cycle Time tE/W

#### Features

### OStatus registers

This IC has status registers. The status registers are of 8 bits and express the following parameters.

BP0 and BP1 can be set by write status register command. These 2 bits are memorized into the EEPROM, therefore are valid even when power source is turned off.

Number of data rewrite times and data hold time are same as characteristics of the EEPROM.

WEN can be set by write enable command and write disable command. WEN becomes write disable status when power source is turned off. R/B is for write confirmation, therefore cannot be set externally.

The value of status register can be read by read status command.

### Status registers

Product number	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
BR25H160-2C	WPEN	0	0	0	BP1	BP0	WEN	R/B

bit	Memory location	Function	Contents
WPEN	EEPROM	WPB pin enable / disable designation bit WPEN=0=invalid , WPEN=1=valid	This enables / disables the functions of WPB pin.
BP1 BP0	EEPROM	EEPROM write disable block designation bit	This designates the write disable area of EEPROM. Write designation areas of product numbers are shown below.
WEN	Register	Write and write status register write enable / disable status confirmation bit WEN=0=prohibited , WEN=1=permitted	This confirms prohibited status or permitted status of the write and the write status register.
R/B	Register	Write cycle status (READY / BUSY) confirmation bit R/B=0=READY , R/B=1=BUSY	This confirms READY status or BUSY status of the write cycle.

# Write disable block setting

BP1	BP0	BR25H160-2C
0	0	None
0	1	600h-7FFh
1	0	400h-7FFh
1	1	000h-7FFh

# OWPB pin

By setting WPB=LOW, write command is prohibited. As for BR25H160-2C, only when WPEN bit is set "1", the WPB pin functions become valid. And the write command to be disabled at this moment is WRSR. However, when write cycle is in execution, no interruption can be made.

Product number	WRSR	WRITE
BR25H160-2C	Prohibition possible but WPEN bit "1"	Prohibition impossible

### OHOLDB pin

By HOLDB pin, data transfer can be interrupted. When SCK="0", by making HOLDB from "1" into"0", data transfer to EEPROM is interrupted. When SCK = "0", by making HOLDB from "0" into "1", data transfer is restarted.

### ■Command mode

on many mode					
Command		Contents	Ope codes		
WREN	Write enable	Write enable command	0000	0110	
WRDI	Write disable	Write disable command	0000	0100	
READ	Read	Read command	0000	0011	
WRITE	Write	Write command	0000	0010	
RDSR	Read status register	Status register read command	0000	0101	
WRSR	Write status register	Status register write command	0000	0001	

### Timing Chart

1. Write enable (WREN) / disable (WRDI) cycle




Figure 36. Write disable

OThis IC has write enable status and write disable status. It is set to write enable status by write enable command, and it is set to write disable status by write disable command. As for these commands, set CSB LOW, and then input the respective ope codes. The respective commands accept command at the 7-th clock rise. Even with input over 7 clocks, command becomes valid.

When to carry out write and write status register command, it is necessary to set write enable status by the write enable command. If write or write status register command is input in the write disable status, commands are cancelled. And even in the write enable status, once write and write status register command is executed. It gets in the write disable status. After power on, this IC is in write disable status.

### 2. Read command (READ)





Figure 37. Read command


Product	Address	
number	length	
BR25H160-2C	A10-A0	

By read command, data of EEPROM can be read. As for this command, set CSB LOW, then input address after read ope code. EEPROM starts data output of the designated address. Data output is started from SCK fall of 23 clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the next address can be read. Increment read can read all the addresses of EEPROM. After reading data of the most significant address, by continuing increment read, data of the most insignificant address is read.





Product	Address	
number	length	
BR25H160-2C	A10-A0	




n=up to 32bytes

Figure 39. N Byte page write command

By write command, data of EEPROM can be written. As for this command, set CSB LOW, then input address and data after write ope code. Then, by making CSB HIGH, the EEPROM starts writing. The write time of EEPROM requires time of tE/W (Max 4ms). During tE/W, other than status read command is not accepted. Start CSB after taking the last data (D0), and before the next SCK clock starts. At other timing, write command is not executed, and this write command is cancelled. This IC has page write function, and after input of data for 1 byte (8 bits), by continuing data input without starting CSB, data up to 32 bytes can be written for one tE/W. In page write, the insignificant 5 bit of the designated address is incremented internally at every time when data of 1 byte is input and data is written to respective addresses. When data of the maximum bytes or higher is input, address rolls over, and previously input data is overwritten.

Write command is executed when CSB rises between the SCK clock rising edge to recognize the 8th bits of data input and the next SCK rising edge. At other timings the write command is not executed and cancelled (Figure.48 valid timing c). In page write, the CSB valid timing is every 8 bits. If CSB rises at other timings page write is cancelled together with the write command and the input data is reset.



\*1 n=2047d=7FFh : BR25H160-2C

\*2 m=63 : BR25H160-2C

\*=Don't Care

Figure 40. EEPROM physical address for Page write command (32Byte)

OExample of Page write command

No.	Addresses of Page0	000h	001h	002h	 01Eh	01Fh
1	Previous data	00h	01h	02h	 1Eh	1Fh
2	2 bytes input data	AAh	55h	-	 -	-
3	After No.②	AAh	55h	02h	 1Eh	1Fh
	24 buta input data	AAh	55h	AAh	 AAh	55h
4	34 byte input data	FFh	00h	-	 -	-
5	After No.4	FFh	00h	AAh	 AAh	55h

- a: In case of input the data of No.② which is 2 bytes page write command for the data of No.①, EEPROM data changes like No.③.
- b : In case of input the data of No.4 which is 34 bytes page write command for the data of No.1, EEPROM data changes like No.5.
- c: In case of a or b, when write command is cancelled, EEPROM data keep No. 1).

In page write command, when data is set to the last address of a page (e.g. address "03Fh" of page 1), the next data will be set to the top address of the same page (e.g. address "020h" of page 1). This is why page write address increment is available in the same page. As a reference, if of 32 bytes, page write command is executed for 2 bytes the data of the other 30 bytes without addresses will not be changed.

4. Status register write / read command




Figure 41. Status register write command

Write status register command can write status register data. The data can be written by this command are 3 bits, that is, WPEN (bit7), BP1 (bit3) and BP0 (bit2) among 8 bits of status register. By BP1 and BP0, write disable block of EEPROM can be set. As for this command, set CSB LOW, and input ope code of write status register, and input data. Then, by making CSB HIGH, EEPROM starts writing. Write time requires time of tE/W as same as write. As for CSB rise, start CSB after taking the last data bit (bit0), and before the next SCK clock starts. At other timing, command is cancelled. Write disable block is determined by BP1 and BP0, and the block can be selected from 1/4 of memory array, 1/2, and entire memory array. (Refer to the write disable block setting table.)

To the write disabled block, write cannot be made, and only read can be made.




Figure 42. Status register read command

#### At standby

# OCurrent at standby

Set CSB "H", and be sure to set SCK, SI, WPB, HOLDB input "L" or "H". Do not input intermediate electric potential.

#### **OTiming**

As shown in Figure.43, at standby, when SCK is "H", even if CSB is fallen, SI status is not read at fall edge. SI status is read at SCK rise edge after fall of CSB. At standby and at power ON/OFF, set CSB "H" status.




Figure 43. Operating timing

#### WPB cancel valid area

WPB is normally fixed to "H" or "L" for use, but when WPB is controlled so as to cancel write status register command and write command, pay attention to the following WPB valid timing.

While write or write status register command is executed, by setting WPB = "L" in cancel valid area, command can be cancelled. The Data area (from 7clock fall to 16clock rise) becomes the cancel valid area. However, once write is started, any input cannot be cancelled. WPB input becomes Don't Care, and cancellation becomes invalid.




Figure 44. WPB valid timing (WRSR)




Figure 45. WPB valid timing (WRITE)

#### ●HOLDB pin

By HOLDB pin, command communication can be stopped temporarily (HOLD status). The HOLDB pin carries out command communications normally when it is HIGH. To get in HOLD status, at command communication, when SCK=LOW, set the HOLDB pin LOW. At HOLD status, SCK and SI become Don't Care, and SO becomes high impedance (High-Z). To release the HOLD status, set the HOLDB pin HIGH when SCK=LOW. After that, communication can be restarted from the point before the HOLD status. For example, when HOLD status is made after A5 address input at read, after release of HOLD status, by starting A4 address input, read can be restarted. When in HOLD status, leave CSB LOW. When it is set CSB=HIGH in HOLD status, the IC is reset, therefore communication after that cannot be restarted.

Method to cancel each command

OREAD

Method to cancel: cancel by CSB = "H"



Figure 46 READ cancel valid timing

#### **ORDSR**

Method to cancel: cancel by CSB = "H"




Figure 47 RDSR cancel valid timing

#### **OWRITE, PAGE WRITE**

- a : Ope code, address input area. Cancellation is available by CSB="H"
- b : Data input area (D7 to D1 input area) Cancellation is available by CSB="H"
- c : Data input area (D0 area) When CSB is started, write starts. After CSB rise, cancellation cannot be made by any means.
- d: tE/W area.

  Cancellation is available by CSB = "H". However, when write starts (CSB is started) in the area c, cancellation cannot be made by any means. And by inputting on SCK clock, cancellation cannot be made. In page write mode, there is write enable area at every 8 clocks.






Figure 48. WRITE cancel valid timing

Note 1) If VCC is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.

Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

### **OWRSR**

- a : From ope code to 15 rise. Cancel by CSB ="H".
- b : From 15 clock rise to 16 clock rise (write enable area). When CSB is started, write starts. After CSB rise, cancellation cannot be made by any means.
- c : After 16 clock rise.
   Cancel by CSB="H". However, when write starts (CSB is started) in the area b, cancellation cannot be made by any means.
   And, by inputting on SCK clock, cancellation cannot be made.




Figure 49. WRSR cancel valid timing

Note 1) If VCC is made OFF during write execution, designated address data is not guaranteed, therefore write it once again Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

# OWREN/WRDI

- a: From ope code to 7-th clock rise, cancel by CSB = "H".
- b: Cancellation is not available when CSB is started after 7-th clock.




Figure 50. WREN/WRDI cancel valid timing


### High speed operation

In order to realize stable high speed operations, pay attention to the following input / output pin conditions.

### Olnput terminal pull up, pull down resistance

When to attach pull up, pull down resistance to EEPROM input terminal, select an appropriate value for the microcontroller VOL. IOL from VIL characteristics of this IC.

## OPull up resistance



- V<sub>ILE</sub> :EEPROM V<sub>IL</sub> specifications
- V<sub>OLM</sub>: Microcontroller V<sub>OL</sub> specifications
- $I_{OLM}$  :Microcontroller  $I_{OL}$  specifications

Figure 51. Pull up resistance

$$R_{PU} \ge \frac{V_{CC} - V_{OLM}}{I_{OLM}} \cdots \textcircled{1}$$

$$V_{OLM} \le V_{UE} \cdots \textcircled{2}$$

Example) When Vcc=5V,  $V_{ILE}$ =1.5V,  $V_{OLM}$ =0.4V,  $I_{OLM}$ =2mA, from the equation ①,


$$R_{PU} \ge \frac{5-0.4}{2 \times 10^{-3}}$$

$$\therefore R_{PU} \leq 2.3[k\Omega]$$

With the value of Rpu to satisfy the above equation,  $V_{OLM}$  becomes 0.4V or lower, and with  $V_{ILE}$  (=1.5V), the equation ② is also satisfied.

And, in order to prevent malfunction, mistake write at power ON/OFF, be sure to make CSB pull up.

#### OPull down resistance



$$R_{PD} \ge \frac{V_{OHM}}{I_{OHM}} \cdots 3$$

Example) When V<sub>CC</sub>=5V, V<sub>OHM</sub>=V<sub>CC</sub>-0.5V, I<sub>OHM</sub>=0.4mA, V<sub>IHE</sub>=V<sub>CC</sub>×0.7V, from the equation  $\Im$ ,

$$R_{PD} \ge \frac{5 \cdot 0.5}{0.4 \times 10^{\cdot 3}}$$
$$\therefore R_{PU} \ge 11.3[k\Omega]$$

Further, by amplitude VIHE, VILE of signal input to EEPROM, operation speed changes. By inputting signal of amplitude of VCC / GND level to input, more stable high speed operations can be realized. On the contrary, when amplitude of 0.8VCC / 0.2VCC is input, operation speed becomes slow. 1

In order to realize more stable high speed operation, it is recommended to make the values of R<sub>PU</sub>, R<sub>PD</sub> as large as possible, and make the amplitude of signal input to EEPROM close to the amplitude of VCC / GND level. (\*1 At this moment, operating timing guaranteed value is guaranteed.)




Figure 53. VIL dependency of data output delay time tPD

### OSO load capacity condition

Load capacity of SO output terminal affects upon delay characteristic of SO output. (Data output delay time, time from HOLDB to High-Z) In order to make output delay characteristic into higher speed, make SO load capacity small. In concrete, "Do not connect many devices to SO bus", "Make the wire between the controller and EEPROM short", and so forth.

#### OOther cautions

Make the wire length from the microcontroller to EEPROM input signal same length, in order to prevent setup / hold violation to EEPROM, owing to difference of wire length of each input.

# ●I/O equivalence circuit OOutput circuit




Figure 54. SO output equivalent circuit

# Olnput circuit




Figure 55. CSB input equivalent circuit




Figure 56. SCK input equivalent circuit




Figure 58. HOLDB input equivalent circuit




Figure 57. SI input equivalent circuit




Figure 59. WPB input equivalent circuit

### ●Power-Up/Down conditions

OAt power ON/OFF, set CSB "H" (=VCC).

When CSB is "L", this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, mistake write or so. To prevent these, at power ON, set CSB "H". (When CSB is in "H" status, all inputs are canceled.)




Figure 60. CSB timing at power ON/OFF

### (Good example) CSB terminal is pulled up to VCC.

At power OFF, take 10ms or higher before supply. If power is turned on without observing this condition, the IC internal circuit may not be reset, which please note.

# (Bad example) CSB terminal is "L" at power ON/OFF.

In this case, CSB always becomes "L" (active status), and EEPROM may have malfunction, mistake write owing to noises and the likes.

Even when CSB input is High-Z, the status becomes like this case, which please note.

#### **OLVCC** circuit

LVCC (VCC-Lockout) circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.9V) or below, it prevent data rewrite.

### OP.O.R. circuit

This IC has a POR (Power On Reset) circuit as mistake write countermeasure. After POR action, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the following tR, tOFF, and Vbot are not satisfied, it may become write enable status owing to noises and the likes.




Figure 61. Rise waveform

# Recommended conditions of tR, tOFF, Vbot

tR	tOFF	Vbot	
10ms or below	10ms or higher	0.3V or below	
100ms or below	10ms or higher	0.2V or below	

### Noise countermeasures

### OVCC noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor (0.1 $\mu$ F) between IC VCC and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board VCC and GND.

### **OSCK** noise

When the rise time (tR) of SCK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SCK input. The hysteresis width of this circuit is set about 0.2V, if noises exist at SCK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time (tR) of SCK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

#### **OWPB** noise

During execution of write status register command, if there exist noises on WPB pin, mistake in recognition may occur and forcible cancellation may result, which please note. To avoid this, a Schmitt trigger circuit is built in WPB input. In the same manner, a Schmitt trigger circuit is built in CSB input, SI input and HOLDB input too.

#### Operational Notes

(1) Described numeric values and data are design representative values, and the values are not guaranteed.

# (2) Application circuit

Although we can recommend the application circuits contained herein with a relatively high degree of confidence, we ask that you verify all characteristics and specifications of the circuit as well as its performance under actual conditions. Please note that we cannot be held responsible for problems that may arise due to patent infringements or noncompliance with any and all applicable laws and regulations.

# (3) Absolute maximum ratings

Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

#### (4) Ground Voltage

The voltage of the ground pin must be the lowest voltage of all pins of the IC at all operating conditions. Ensure that no pins are at a voltage below the ground pin at any time, even during transient condition.

#### (5) Thermal consideration

Use a thermal design that allows for a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions. Consider Pc that does not exceed Pd in actual operating conditions (Pc≥Pd).

Package Power dissipation : Pd (W)=(Tjmax-Ta)/ $\theta$  ja

Power dissipation : Pc (W)=(Vcc-Vo)xlo+Vccxlb

Tjmax : Maximum junction temperature=150°C, Ta : Peripheral temperature[°C] ,

 $\theta$  ja : Thermal resistance of package-ambience[°C/W], Pd : Package Power dissipation [W], Pc : Power dissipation [W], Vcc : Input Voltage, Vo : Output Voltage, Io : Load, Ib : Bias Current


### (6) Short between pins and mounting errors

Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.

# (7) Operation under strong electromagnetic field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

# ●Part Numbering





# Packaging and forming specification


E2: Embossed tape and reel


TR: Embossed tape and reel (MSOP8 package only)

●Physical Dimension Tape and Reel Information













# Marking Diagrams(TOP VIEW)









# Revision History

Date	Revision	Changes	
21. Mar. 2013	001	New Release	
23. Aug. 2013	002	All Pages : Rev.001 → Rev.002 In order to have the same Japanese revision.	

# **Notice**

### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JÁPAN	USA	EU	CHINA
CLASSⅢ	CLACCIII	CLASS II b	CI VCCIII
CLASSIV	CLASSⅢ	CLASSIII	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# **Precaution for Mounting / Circuit board design**

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Notice - SS © 2014 ROHM Co., Ltd. All rights reserved.

# **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

# **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

### **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

### **Precaution for Foreign Exchange and Foreign Trade act**

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

# **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice - SS © 2014 ROHM Co., Ltd. All rights reserved.

### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE © 2014 ROHM Co., Ltd. All rights reserved.