
SCBS687H - MAY 1997 - REVISED SEPTEMBER 2003


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)


SN54LVTH573 . . . J OR W PACKAGE SN74LVTH573 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)



SN74LVTH573 . . . RGY PACKAGE (TOP VIEW)



SN54LVTH573 . . . FK PACKAGE (TOP VIEW)



### description/ordering information


#### ORDERING INFORMATION

TA	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74LVTH573RGYR	LXH573
	COIC DW	Tube	SN74LVTH573DW	LVTH573
	SOIC - DW	Tape and reel	SN74LVTH573DWR	LVTH573
	SOP - NS	Tape and reel	SN74LVTH573NSR	LVTH573
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH573DBR	LXH573
	TSSOP – PW	Tube	SN74LVTH573PW	LVIIEZO
	1330P - PW	Tape and reel	SN74LVTH573PWR	LXH573
	VFBGA – GQN	T	SN74LVTH573GQNR	1.7/1/570
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74LVTH573ZQNR	LXH573
	CDIP – J	Tube	SNJ54LVTH573J	SNJ54LVTH573J
−55°C to 125°C	CFP – W	Tube	SNJ54LVTH573W	SNJ54LVTH573W
	LCCC - FK	Tube	SNJ54LVTH573FK	SNJ54LVTH573FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS687H - MAY 1997 - REVISED SEPTEMBER 2003

### description/ordering information (continued)

These octal latches are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight latches of the 'LVTH573 devices are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

# SN74LVTH573 . . . GQN OR ZQN PACKAGE (TOP VIEW)



# terminal assignments

	1	2	3	4
Α	1D	OE	VCC	1Q
В	3D	3Q	2D	2Q
С	5D	4D	5Q	4Q
D	7D	7Q	6D	6Q
Ε	GND	8D	LE	8Q


# FUNCTION TABLE (each latch)

	INPUTS							
OE	LE	D	Q					
L	Н	Н	Н					
L	Н	L	L					
L	L	Χ	Q <sub>0</sub>					
Н	X	Χ	Z					



SCBS687H - MAY 1997 - REVISED SEPTEMBER 2003

### logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DW, FK, J, NS, PW, RGY, and W packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –0.5 V to 4.6 \
Input voltage range, V <sub>I</sub> (see Note 1)
Voltage range applied to any output in the high-impedance
or power-off state, V <sub>O</sub> (see Note 1)
Voltage range applied to any output in the high state, $V_O$ (see Note 1)0.5 V to $V_{CC}$ + 0.5 V
Current into any output in the low state, IO: SN54LVTH573
SN74LVTH573 128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTH573
SN74LVTH573 64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) –50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package
(see Note 3): DW package
(see Note 3): GQN/ZQN package
(see Note 3): NS package 60°C/M
(see Note 3): PW package
(see Note 4): RGY package
Storage temperature range, T <sub>sto</sub> 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCBS687H - MAY 1997 - REVISED SEPTEMBER 2003

# recommended operating conditions (see Note 5)

			SN54LV	TH573	SN74LV	TH573	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
loh	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCBS687H - MAY 1997 - REVISED SEPTEMBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI		TEOT 04	ONDITIONS	SN	54LVTH	573	SN	74LVTH5	573	UNIT
PAI	RAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
٧ıK		$V_{CC} = 2.7 \text{ V},$	$I_{\parallel} = -18 \text{ mA}$			-1.2			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	VCC-0	.2		VCC−0	.2		
\/-··		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V
VOH		V <sub>CC</sub> = 3 V	$I_{OH} = -24 \text{ mA}$	2						V
		ACC = 2 A	$I_{OH} = -32 \text{ mA}$				2			
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I <sub>OL</sub> = 100 μA			0.2			0.2	
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5	
V			I <sub>OL</sub> = 16 mA			0.4			0.4	V
VOL		\\\ 2 \\	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V
		V <sub>CC</sub> = 3 V	$I_{OL} = 48 \text{ mA}$			0.55				
			$I_{OL} = 64 \text{ mA}$						0.55	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10	
1.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
I <sub>I</sub>	Data innuta	V 26V	$V_I = V_{CC}$			1			1	μΑ
	Data inputs	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 0			-5	-		<b>-</b> 5	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75			75			
l <sub>l(hold)</sub>	Data inputs		V <sub>I</sub> = 2 V	-75			-75			μΑ
		$V_{CC} = 3.6 V^{\ddagger}$ ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500	
lozh		$V_{CC} = 3.6 \text{ V},$	VO = 3 V			5			5	μΑ
lozL		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$			-5			<b>-</b> 5	μΑ
lozpu		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ
l <sub>OZPD</sub>		$\frac{\text{VCC}}{\text{OE}} = 1.5 \text{ V to 0, V}_{\text{O}} = \frac{\text{VCC}}{\text{OE}} = \frac{1.5 \text{ V to 0, V}_{\text{O}}}{\text{OE}} = 1.5 \text{ V to 0, V$	0.5 V to 3 V,			±100*			±100	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19	
ICC		$I_{O} = 0$ ,	Outputs low			5			5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	
ΔlCC§	V <sub>CC</sub> = 3 V to 3.6 V, One input a Other inputs at V <sub>CC</sub> or GND					0.2			0.2	mA
Ci	$V_I = 3 V \text{ or } 0$			3			3		pF	
Co		V <sub>O</sub> = 3 V or 0			7			7		pF

<sup>\*</sup>On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

SCBS687H - MAY 1997 - REVISED SEPTEMBER 2003

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54L\	/TH573			SN74L\	/TH573		
		V <sub>CC</sub> =	3.3 V 3 V	VCC =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	VCC =	2.7 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high	3		3		3		3		ns
t <sub>su</sub>	Setup time, data before LE↓	0.7		0.6		0.7		0.6		ns
t <sub>h</sub>	Hold time, data after LE↓	1.5		1.7		1.5		1.7		ns

# switching characteristics over recommended free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)


				SN54L\	/TH573			SN7	4LVTH	573			
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		CC = 3.3 ± 0.3 V	V	V <sub>CC</sub> =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub>	,	_	1.4	4.1		4.7	1.5	2.6	3.9		4.5		
t <sub>PHL</sub>	D	Q	1.4	4.5		4.8	1.5	2.9	3.9		4.5	ns	
t <sub>PLH</sub>	LE	_	1	4.4		5.4	1.9	2.9	4.2		4.9		
t <sub>PHL</sub>	LE	Q	1.4	4.4		5.1	1.9	2.9	4.2		4.9	ns	
<sup>t</sup> PZH	ŌĒ	_	1.4	5.2		6.2	1.5	3.2	5.1		5.9		
t <sub>PZL</sub>	OE	Q	1.4	5.2		6.2	1.5	3.9	5.1		5.9	ns	
<sup>t</sup> PHZ	<u>M</u>	0	1.2	5.4		5.7	2	3.5	4.9		5.5	20	
<sup>t</sup> PLZ	OE .	Q	1	5.2		5.2	2	3.2	4.6		4.9	ns	

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



SCBS687H - MAY 1997 - REVISED SEPTEMBER 2003

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9583101Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9583101QRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9583101QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN74LVTH573DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74LVTH573DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573GQNR	NRND	BGA MI CROSTA R JUNI OR	GQN	20	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVTH573NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74LVTH573PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH573RGYR	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LVTH573RGYRG4	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LVTH573ZQNR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SNJ54LVTH573FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LVTH573J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LVTH573W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type



#### PACKAGE OPTION ADDENDUM

10-May-2007

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao =	Dimension	designed	to	accommodate	the	component	width.
Bo =	Dimension	designed	to	accommodate	the	component	length.
Ko =	Dimension	designed	to	accommodate	the	component	thickness.
W =	Overall widt	h of the	çar	rier tape.			
P = 1	Pitch betwe	en succes	ssiv	e cavity center	ვ,		




#### TAPE AND REEL INFORMATION



26-Apr-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH573DBR	DB	20	MLA	330	16	8.2	7.5	2.5	12	16	Q1
SN74LVTH573DWR	DW	20	MLA	330	24	10.8	13.0	2.7	12	24	Q1
SN74LVTH573GQNR	GQN	20	HIJ	330	12	3.3	4.3	1.5	8	12	Q1
SN74LVTH573GQNR	GQN	20	TAI	330	12	3.3	4.3	1.6	8	12	Q1
SN74LVTH573NSR	NS	20	MLA	330	24	8.2	13.0	2.5	12	24	Q1
SN74LVTH573PWR	PW	20	MLA	330	16	6.95	7.1	1.6	8	16	Q1
SN74LVTH573RGYR	RGY	20	MLA	180	12	3.8	4.8	1.6	8	12	Q1
SN74LVTH573ZQNR	ZQN	20	HIJ	330	12	3.3	4.3	1.5	8	12	Q1
SN74LVTH573ZQNR	ZQN	20	TAI	330	12	3.3	4.3	1.6	8	12	Q1




# TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74LVTH573DBR	DB	20	MLA	333.2	333.2	28.58
SN74LVTH573DWR	DW	20	MLA	333.2	333.2	31.75
SN74LVTH573GQNR	GQN	20	HIJ	346.0	346.0	29.0
SN74LVTH573GQNR	GQN	20	TAI	338.1	340.5	20.64
SN74LVTH573NSR	NS	20	MLA	333.2	333.2	31.75
SN74LVTH573PWR	PW	20	MLA	333.2	333.2	28.58
SN74LVTH573RGYR	RGY	20	MLA	212.725	190.5	31.75
SN74LVTH573ZQNR	ZQN	20	HIJ	346.0	346.0	29.0
SN74LVTH573ZQNR	ZQN	20	TAI	338.1	340.5	20.64



26-Apr-2007



#### 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# GQN (R-PBGA-N20)

# PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



# ZQN (R-PBGA-N20)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



# DW (R-PDSO-G20)


# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated