




## Low-Jitter Configurable Dual LVDS Oscillator

### **General Description**

The DSC2033 series of high performance dual output LVDS oscillators utilize a proven silicon MEMS technology to provide excellent stability while incorporating and additional device functionality. The two outputs are controlled by separate supply voltages to allow for high output isolation. The frequencies of the outputs can be identical or independently derived from a PLL frequency source. DSC2033 has provision for up to eight userpre-programmed, pin-selectable output frequency combinations.

DSC2033 is packaged in a 14-pin 3.2x2.5 mm QFN package and available in temperature grades from Ext. Commercial to Industrial.

### **Block Diagram**



#### **Features**

- Low RMS Phase Jitter: <1 ps (typ)</li>
- High Stability: ±10, ±25, ±50 ppm
- Wide Temperature Range
  - o Industrial: -40° to 85° C
  - o Ext. commercial: -20° to 70° C
- High Supply Noise Rejection: -50 dBc
- Two Independent LVDS Outputs
- Pin-Selectable Configurations
  - o 3-bit Output Frequency Combinations
- Short Lead Times: 2 Weeks
- Wide Freq. Range:
  - o LVDS output: 2.3 460 MHz
- Miniature Footprint of 3.2x2.5mm
- Excellent Shock & Vibration Immunity
  - o Qualified to MIL-STD-883
- High Reliability
  - 20x better MTF than quartz oscillators
- Supply Range of 2.25 to 3.6 V
- Lead Free & RoHS Compliant

### **Applications**

- Storage Area Networks
  - SATA, SAS, Fibre Channel
- Passive Optical Networks
  - o EPON, 10G-EPON, GPON, 10G-PON
- Ethernet
  - 1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express



#### **Pin Description**

Pin No.	Pin Name	Pin Type	Description	
1	Enable	I	Enables outputs when high and disables when low	
2	NC	NA	Leave unconnected or grounded	
3	NC	NA	Leave unconnected or grounded	
4	GND	Power	Ground	
5	FS0	I	Least significant bit for frequency selection	
6	FS1	I	Middle bit for frequency selection	
7	FS2	I	Most significant bit for frequency selection	
8	Output1+	0	Positive LVDS Output 1	
9	Output1-	0	Negative LVDS Output 1	
10	Output 2-	0	Negative LVDS Output 2	
11	Output 2+	0	Positive LVDS Output 2	
12	VDD2	Power	Power Supply 2 for LVDS Output 2	
13	VDD	Power	Power Supply	
14	NC	NA	Leave unconnected or grounded	

#### **Operational Description**

The DSC2033 is a dual output LVDS oscillator consisting of a MEMS resonator and a support PLL IC. The two outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL. Two constraints are imposed on the output frequencies: 1)  $f_2$ =M x  $f_1$ /N, where M and N are even integers between 4 and 254, 2) 1.2GHz < N x  $f_2$  < 1.7GHz.

The actual frequencies output by the DSC2033 are controlled by an internal pre-programmed memory (OTP). This memory stores all

coefficients required by the PLL for up to eight different frequency combinations. Three control pins (FSO – FS2) select the output frequency combination. Discera supports customer defined versions of the DSC2033. Standard frequency options are described in in the following sections.

When Enable (pin 1) is floated or connected to VDD, the DSC2033 is in operational mode. Driving Enable to ground will tri-state both output drivers (hi-impedance mode).

#### **Output Clock Frequencies**

Table 1 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering code above. Customer defined combinations are available.

Table 1. Pre-programmed pin-selectable output frequency combinations

Table 1: The programmed pin selectable output mequency combinations					<u> </u>				
Ordering	Freq	Freq Select Bits [FS2, FS1, FS0] - <b>Default is [111]</b>							
Info	(MHz)	000	001	010	011	100	101	110	111
G0001	f <sub>OUT1</sub>	148.5	156.25	150	125	125	100	100	400
G0001	f <sub>OUT2</sub>	74.25	125	125	25	50	50	75	200
G0002	f <sub>OUT1</sub>	100	125	0	0	0	0	0	0
	f <sub>OUT1</sub>	100	125	0	0	0	0	0	0
GXXXX	f <sub>OUT1</sub>	Contact factory for additional configurations.							
	f <sub>OUT2</sub>								

Frequency select bit are weakly tied high so if left unconnected the default setting will be [1] and the device will output the associated frequency highlighted in **Bold**.


DSC2033 Page 2 MK-Q-B-P-D-12042609-2



### **Absolute Maximum Ratings**

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	$V_{DD} + 0.3$	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

### **Ordering Code**



Note: 1000+ years of data retention on internal memory

# **Specifications** (Unless specified otherwise: T=25° C)

Parameter		Condition	Min.	Typ.	Max.	Unit		
Supply Voltage <sup>1</sup>	$V_{DD}$		2.25		3.6	V		
Supply Current	$I_{DD}$	EN pin low – outputs are disabled		21	23	mA		
Supply Current <sup>2</sup> I <sub>DD</sub>		EN pin high – outputs are enabled $R_L=100\Omega$ , $F_{O1}=F_{O2}=156.25$ MHz		38		mA		
Frequency Stability Δf		Includes frequency variations due to initial tolerance, temp. and power supply voltage			±10 ±25 ±50	ppm		
Aging	Δf	1 year @25°C			±5	ppm		
Startup Time <sup>3</sup>	$t_{SU}$	T=25°C			5	ms		
Input Logic Levels Input logic high Input logic low	V <sub>IH</sub> V <sub>IL</sub>		0.75xV <sub>DD</sub>		- 0.25xV <sub>DD</sub>	V		
Output Disable Time <sup>4</sup>	$t_DA$				5	ns		
Output Enable Time	t <sub>EN</sub>				20	ns		
Pull-Up Resistor <sup>2</sup>		Pull-up exists on all digital IO		40		kΩ		
	LVDS Outputs							
Output Offset Voltage		R=100 $\Omega$ Differential	1.125		1.4	V		
Delta Offset Voltage					50	mV		
Pk to Pk Output Swing		Single-Ended		350		mV		
Output Transition time <sup>4</sup> Rise Time Fall Time	t <sub>R</sub> t <sub>F</sub>	$20\%$ to $80\%$ $R_L=100\Omega$ , $C_L=$ $2pF$ (to GND)		200	350	ps		
Frequency	$f_0$	Single Frequency	2.3		460	MHz		
Output Duty Cycle	SYM	Differential	48		52	%		
Period Jitter <sup>5</sup>	$J_{PER}$	F <sub>01</sub> =F <sub>02</sub> =156.25 MHz		2.5		ps <sub>RMS</sub>		
Integrated Phase Noise	J <sub>cc</sub>	200kHz to 20MHz @156.25MHz 100kHz to 20MHz @156.25MHz 12kHz to 20MHz @156.25MHz		0.28 0.4 1.7	2	ps <sub>RMS</sub>		


#### Notes:

- Pin 4  $V_{\text{DD}}$  should be filtered with 0.01uf capacitor. Output is enabled if Enable pad is floated or not connected. 1. 2.
- $t_{su}$  is time to 100PPM stable output frequency after  $V_{DD}$  is applied and outputs are enabled.
- Output Waveform and Test Circuit figures below define the parameters. Period Jitter includes crosstalk from adjacent output.

DSC2033 MK-Q-B-P-D-12042609-2




# **Nominal Performance Parameters** (Unless specified otherwise: $T=25^{\circ}$ C, $V_{DD}=3.3$ V)



LVDS Phase jitter (integrated phase noise)


# **Output Waveform: LVDS**



DSC2033 Page 4 MK-Q-B-P-D-12042609-2




#### **Solder Reflow Profile**



MSL 1 @ 260°C refer to JSTD-020C					
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.				
Preheat Time 150°C to 200°C	60-180 Sec				
Time maintained above 217°C	60-150 Sec				
Peak Temperature	255-260°C				
Time within 5°C of actual Peak	20-40 Sec				
Ramp-Down Rate	6°C/Sec Max.				
Time 25°C to Peak Temperature	8 min Max.				

# **Package Dimensions**

#### 3.2 x 2.5 mm 14 Lead Plastic Package



#### **Disclaimer:**

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

MICREL, Inc. • 2180 Fortune Drive, San Jose, California 95131 • USA

Phone: +1 (408) 944-0800 • Fax: +1 (408) 474-1000 • Email: hbwhelp@micrel.com • www.micrel.com

DSC2033 Page 5 MK-Q-B-P-D-12042609-2