

32-Mbit (2 M × 16/4 M × 8) Static RAM

Features


- Thin small outline package-I (TSOP-I) configurable as 2 M × 16 or as 4 M × 8 static RAM (SRAM)
- High-speed up to 55 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
 - $\hfill \square$ Typical standby current: 3 μA
 - □ Maximum standby current: 25 µA
- Ultra low active power
 - □ Typical active current: 4.5 mA at f = 1 MHz
- Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} Features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-ball TSOP-I package

Functional Description

The CY62177ESL is a high performance CMOS static RAM organized as 2 M words by 16 bits and 4 M words by 8 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery LifeTM (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW or both BHE and BLE are HIGH). The input and output pins (I/O0 through I/O15) are placed in a high impedance state when: deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (\overline{CE}_1 LOW, \overline{CE}_2 HIGH and \overline{WE} LOW).

To write to the device, take Chip Enables $(\overline{CE}_1 \text{ LOW})$ and $CE_2 \text{ HIGH}$) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_0 \text{ through } I/O_7)$, is written into the location specified on the address pins $(A_0 \text{ through } A_{20})$. If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins $(I/O_8 \text{ through } I/O_{15})$ is written to the location specified on the address pins $(A_0 \text{ through } A_{20})$. To read from the device, take Chip Enables $(\overline{CE}_1 \text{ LOW})$ and $CE_2 \text{ HIGH}$ and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins appear on $I/O_0 \text{ to } I/O_7$. If Byte High Enable (\overline{BHE}) is LOW, then data from memory appears on $I/O_8 \text{ to } I/O_{15}$. See the Truth Table on page 11 for a complete description of read and write modes.

Logic Block Diagram







Contents


Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	



Pin Configuration

Figure 1. 48-pin TSOP I pinout (Front View) [1, 2]



Product Portfolio

			Power Dissipation						
Product	V _{CC} Range (V) ^[3]	Speed (ns)		Operating I _{CC} (mA)		Standby I _{SB2} (µA)			
		(- /	f = 1 MHz		f = 1	f = f _{Max}		Staridby ISB2 (pA)	
			Typ ^[4]	Max	Typ ^[4]	Max	Typ ^[4]	Max	
CY62177ESL	2.2 V to 3.6 V and 4.5 V to 5.5 V	55	4.5	5.5	35	45	3	25	

NC pins are not connected on the die.
 NC pins are not connected on the die.
 The BYTE pin in the 48-pin TSOP-I package has to be tied to V_{CC} to use the device as a 2 M × 16 SRAM. The 48-pin TSOP-I package can also be used as a 4 M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 4 M × 8 configuration, Pin 45 is A21, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used.
 Datasheet Specifications are not guaranteed in the range of 3.6 V to 4.5 V.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, and V_{CC} = 5 V, T_A = 25 °C



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Ambient temperature with

Supply voltage to ground potential-0.3 V to V_{CC(max)} + 0.3 V

DC voltage applied to outputs in high Z state $^{[5,\ 6]}$ -0.3 V to V $_{CC(max)}$ + 0.3 V

DC input voltage ^[5, 6] 0.3 V to V _{CC(max)} + 0.3 V
Output current into outputs (LOW)20 mA
Static discharge voltage (per MIL-STD-883, method 3015) \geq 2001 V
Latch-up current≥ 200 mA

Operating Range

Device	Range	Ambient Temperature	V cc ^[7]
CY62177ESL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V and 4.5 V to 5.5 V

Electrical Characteristics

Over the operating range

Parameter	Description	Test Conditions		Unit		
	Description	rest conditions	Min	Typ [8]	Max	Offic
V _{OH}	Output HIGH voltage	$2.2 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V} \text{I}_{OH} = -0.1 \text{ mA}$	2.0	_	-	V
		$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$ $\text{I}_{OH} = -1.0 \text{ mA}$	2.4	_	-	V
		$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ $\text{I}_{OH} = -1.0 \text{ mA}$	2.4	_	-	V
V _{OL}	Output LOW voltage	$2.2 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V}$ $\text{I}_{OL} = 0.1 \text{ mA}$	=	_	0.4	V
		$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V} \text{ I}_{OL} = 2.1 \text{ mA}$	_	-	0.4	V
		$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ $\text{I}_{OL} = 2.1 \text{ mA}$	_	-	0.4	V
V _{IH}	Input HIGH voltage	$2.2 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$	1.8	-	$V_{CC} + 0.3 V$	V
		$2.7~\text{V} \leq \text{V}_{CC} \leq 3.6~\text{V}$	2.2	-	$V_{CC} + 0.3 V$	V
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	2.2	-	$V_{CC} + 0.3 V$	V
V_{IL}	Input LOW voltage	$2.2 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$	-0.3	-	0.6	V
		$2.7~\text{V} \leq \text{V}_{CC} \leq 3.6~\text{V}$	-0.3	-	0.7 ^[9]	V
		$4.5~V \leq V_{CC} \leq 5.5~V$	-0.3	_	0.7 ^[9]	V
I _{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$	-1	-	+1	μА
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, Output disabled	-1	-	+1	μΑ
I _{CC}	V _{CC} operating supply current	$f = f_{Max} = 1/t_{RC}$ $V_{CC} = V_{CC(max)}$	_	35	45	mA
		f = 1 MHz I _{OUT} = 0 mA CMOS levels	_	4.5	5.5	mA
I _{SB2} ^[10]	Automatic power-down current — CMOS inputs	$\begin{array}{c} \overline{CE_1} \! \geq \! V_{CC} \! - \! 0.2 \text{V or } CE_2 \! \leq \! 0.2 \text{V or} \\ (\text{BHE and BLE}) \! \geq \! V_{CC} \! - \! 0.2 \text{V,} \\ V_{IN} \! \geq \! V_{CC} \! - \! 0.2 \text{V or } V_{IN} \! \leq \! 0.2 \text{V,} \\ \text{f = 0, } V_{CC} \! = \! 3.6 \text{V} \end{array}$	_	3	25	μА

- Notes

 5. V_{IL.(min)} = -2.0 V for pulse durations less than 20 ns.

 6. V_{IH.(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.

 7. Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.

 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, and V_{CC} = 5 V, T_A = 25 °C

 9. Under DC conditions the device meets a V_{IL} of 0.8 V. However, in dynamic conditions Input LOW voltage applied to the device must not be higher than 0.7 V.

 10. Chip enables (CE1 and CE2), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance

Parameter [11]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	15	pF
C _{OUT}	Output capacitance		15	pF

Thermal Resistance

Parameter [11]	Description	Test Conditions	TSOP I	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 \times 4.5 inch, two-layer printed circuit board	44.66	°C/W
- 30	Thermal resistance (junction to case)		12.12	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms




Table 1. AC Test Loads

Parameter	2.5 V	3.0 V	5.0 V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R _{TH}	8000	645	639	Ω
V _{TH}	1.20	1.75	1.77	V

Note

^{11.} Tested initially and after any design or process changes that may effect these parameters.




Data Retention Characteristics

Over the operating range

Parameter	Description	Conditions	Min	Typ ^[12]	Max	Unit
V_{DR}	V _{CC} for data retention		1.5	_	_	V
I _{CCDR} ^[13]	Data retention current	$\begin{array}{l} \underline{V_{CC}} = 1.5 \text{ V,} \\ \underline{CE_1} \!$	-	-	17	μА
t _{CDR} ^[14]	Chip deselect to data retention time	-	0	-	_	ns
t _R ^[15]	Operation recovery time	_	55	_	_	ns

Data Retention Waveform



^{12.} Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, and V_{CC} = 5 V, T_A = 25 °C.

13. Chip enables (CE1 and CE2), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

14. Tested initially and after any design or process changes that may affect these parameters.

15. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

16. BHE BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the operating range

Parameter [17, 18]	December 1	55	55 ns		
		Min	Max	Unit	
Read Cycle		<u>.</u>			
t _{RC}	Read cycle time	55	_	ns	
t _{AA}	Address to data valid	_	55	ns	
t _{OHA}	Data hold from address change	6	_	ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	-	55	ns	
t _{DOE}	OE LOW to data valid	-	25	ns	
t _{LZOE}	OE LOW to low Z ^[19]	5	_	ns	
t _{HZOE}	OE HIGH to high Z ^[19, 20]	-	18	ns	
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to low Z ^[19]	10	_	ns	
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to high Z ^[19, 20]	-	18	ns	
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up	0	_	ns	
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down	-	55	ns	
t _{DBE}	BLE/BHE LOW to data valid	-	55	ns	
t _{LZBE}	BLE/BHE LOW to low Z [19]	10	_	ns	
t _{HZBE}	BLE/BHE HIGH to high Z [19, 20]	-	18	ns	
Write Cycle ^[21]		<u>.</u>			
t _{WC}	Write cycle time	55	_	ns	
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	40	_	ns	
t _{AW}	Address setup to write end	40	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	40	_	ns	
t _{BW}	BLE/BHE LOW to write end	40	_	ns	
t _{SD}	Data setup to write end	25	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to high Z ^[19, 20]	_	20	ns	
t _{LZWE}	WE HIGH to low Z ^[19]	10	_	ns	

<sup>Notes
17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
18. Test conditions for all parameters other than tristate parameters assume signal transition time of 1 V/ns, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in Figure 2 on page 5.
19. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE}, and t_{HZWE} is less than t_{LZWE} for any device.
20. t_{HZCE}, t_{HZDE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedence state.
21. The internal Write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.</sup>



Switching Waveforms

Figure 4. Read Cycle 1 (Address Transition Controlled) $^{[22,\ 23]}$





Figure 5. Read Cycle 2 (OE Controlled) [23, 24]



^{22.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{|L}$, \overline{BHE} and/or $\overline{BLE} = V_{|L}$, and $\overline{CE}_2 = V_{|H}$.

23. \overline{WE} is HIGH for read cycle.

24. Address valid prior to or coincident with \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and \overline{CE}_2 transition HIGH.



Switching Waveforms (continued)

Figure 6. Write Cycle 1 (WE Controlled) [25, 26, 27]





Figure 7. Write Cycle 2 (\overline{CE}_1 or CE_2 Controlled) [25, 26, 27]



- 25. The internal Write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates
- 26. Data I/O is high impedance if \overline{OE} = V_{IH}. 27. If \overline{CE}_1 goes HIGH and \overline{CE}_2 goes LOW simultaneously with \overline{WE} = V_{IH}, the output remains in a high impedance state.
- 28. During this period the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)

Figure 8. Write Cycle 3 (WE Controlled, OE LOW) [29]





Figure 9. Write Cycle 4 (BHE/BLE Controlled, OE LOW) [29]



Notes 29. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 30. During this period the I/Os are in output state and input signals should not be applied.



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs Outputs	Mode	Power
Н	X ^[31]	Х	Х	X ^[31]	X ^[31]	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[31]	L	Х	Х	X ^[31]	X ^[31]	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[31]	X ^[31]	Χ	Х	Н	Н	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Η	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	High Z (I/O ₈ –I/O ₁₅); Data out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	High Z (I/O ₈ –I/O ₁₅); Data in (I/O ₀ –I/O ₇)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇)	Write	Active (I _{CC})
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})

Note
31. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Table 2 lists the CY62177ESL MoBL[®] key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products.

Table 2. Key Features and Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62177ESL-55ZXI	51-85183	48-pin TSOP-I (12 × 18.4 × 1 mm) Pb-free	Industrial


Ordering Code Definitions





Package Diagrams

Figure 10. 48-pin TSOP I (12 × 18.4 × 1 mm) Z48A Package Outline, 51-85183





Acronyms

Acronym	Description		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		

Document Conventions

Units of Measure

Symbol	Unit of Measure				
°C	degrees Celsius				
MHz	megahertz				
μΑ	microampere				
mA	milliampere				
ns	nanosecond				
Ω	ohm				
pF	picofarad				
V	volt				
W	watt				



Document History Page

Document Title: CY62177ESL MoBL® 32-Mbit (2 M × 16/4 M × 8) Static RAM Document Number: 001-64709						
Revision	ECN	Orig. of Change	Submission Description of Change			
**	3077028	RAME	11/02/10	New data sheet		
*A	3103863	RAME	12/07/2010	The specified part in the ordering information table is moved to production. No change in the datasheet.		
*B	3433813	TAVA	11/16/2011	Removed footnote #1. Pin #13 of Figure 1 under Pin Configuration section changed from NC to DNU		
*C	4101093	VINI	08/21/2013	Updated Switching Characteristics: Added Note 17 and referred the same note in "Parameter" column.		
				Updated in new template.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2010-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-64709 Rev. *C

Revised August 21, 2013

Page 16 of 16