$5,0 \mathrm{~mm} \times 6,4 \mathrm{~mm}$

## DUAL LVDS DIFFERENTIAL DRIVERS AND RECEIVERS

## FEATURES

- DS90LV049 Compatible
- Up to 400 Mbps Signaling Rates
- Flow-Through Pin-out
- 50 ps Driver Channel-to-Channel Skew (Typ)
- 50 ps Receiver Channel-to-Channel Skew (Typ)
- 3.3-V Power Supply
- High-Impedance Disable for all Outputs
- Internal Failsafe Biasing of Receiver Inputs
- 1.4 ns Driver Propagation Delay (Typ)
- 1.9 ns Receiver Propagation Delay (Typ)
- High Impedance Bus Pins on Power Down
- ANSI TIA/EIA-644-A Compliant
- Receiver Input and Driver Output ESD Exceeds 10 kV
- 16-pin TSSOP Package


## APPLICATIONS

- Full-duplex LVDS Communications of Clock and Data
- Printers


## DESCRIPTION

The SN65LVDS049 is a dual flow-through differential line driver-receiver pair that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps . The TIA/EIA-644-A standard compliant electrical interface provides a minimum differential output voltage magnitude of 250 mV into a $100-\Omega$ load and receipt of signals with up to 1 V of ground potential difference between a transmitter and receiver. The LVDS receivers have internal failsafe biasing that places the outputs into a known high state for unconnected differential inputs.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately $100-\Omega$ characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics)
The SN65LVDS049 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

FUNCTIONAL DIAGRAM


PW PACKAGE (Marked as LVDS049) (TOP VIEW)


DRIVER TRUTH TABLE

| INPUT | ENABLES |  | OUTPUTS (1) |  |
| :---: | :---: | :---: | :---: | :---: |
| DIN | EN | $\mathbf{E N}$ | Dout+ | Dout- |
| L | H | L or OPEN | L | H |
| H |  | H | L |  |
| X |  | Z | Z |  |

(1) $H=$ high level, $L=$ low level, $X=$ irrelevant, $Z=$ high impedance (off)

RECEIVER TRUTH TABLE

| DIFFERENTIAL INPUT | ENABLES | OUTPUT (1) |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{R}_{\mathbf{I N}-}-\mathbf{R}_{\mathbf{I N}+}$ | $\mathbf{E N}$ | $\mathbf{E N}$ | $\mathbf{R}_{\mathbf{O U T}}$ |
| $\mathrm{V}_{\mathrm{ID}} \geq 100 \mathrm{mV}$ | H | H or OPEN | L |
| $\mathrm{V}_{\mathrm{ID}} \leq-100 \mathrm{mV}$ |  | H |  |
| Open/short or terminated |  |  |  |
| X |  | Z |  |
| All other conditions |  |  |  |

(1) $\mathrm{H}=$ high level, $\mathrm{L}=$ low level, $\mathrm{X}=$ irrelevant, $\mathrm{Z}=$ high impedance (off)

## ENABLE FUNCTION TABLE

| ENABLES |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| EN | EN | LVDS Out | LVCMOS Out |
| L or Open | L or Open | DISABLED | DISABLED |
| $H$ | L or Open | ENABLED | ENABLED |
| L or Open | $H$ | DISABLED | DISABLED |
| $H$ | $H$ | DISABLED | DISABLED |

## POWER DISSIPATION RATING

| PACKAGE | CIRCUIT BOARD <br> MODEL | $\mathbf{T}_{\mathbf{A}} \leq \mathbf{2 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | DERATING FACTOR (1) <br> ABOVE $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{T}_{\mathbf{A}}=\mathbf{8 5} 5^{\circ} \mathbf{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: |
| PW | Low-K (2) | 774 mW | $6.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 402 mW |

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
(2) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

|  |  |  | UNIT |
| :---: | :---: | :---: | :---: |
| Supply voltage | ge (2), $\mathrm{V}_{\mathrm{Cc}}$ |  | -0.3 V to 4 V |
|  | $\mathrm{D}_{\text {IN }}, \mathrm{R}_{\text {OUT }}, \mathrm{EN}$, or EN |  | -0.3 V to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| Voltage range | $\mathrm{R}_{\text {IN+ }}$ or $\mathrm{R}_{\text {IN }-}$ |  | -0.3 V to 4 V |
|  | $\mathrm{D}_{\text {OUT+ }}$ or $\mathrm{D}_{\text {OUt- }}$ |  | -0.3 V to 3.9 V |
|  | Hum | $\mathrm{R}_{\text {IN+ }+}, \mathrm{R}_{\text {IN }-,} \mathrm{D}_{\text {OUT }+}$, and $\mathrm{D}_{\text {OUT- }}$ | $\pm 10 \mathrm{kV}$ |
| ESD |  | All pins | $\pm 2 \mathrm{~K} \mathrm{~V}$ |
|  | Charged-Device Model (4) | All pins | $\pm 500 \mathrm{~V}$ |
| LVDS output sh | circuit duration (DOUT+, DO |  | Continuous |
| Continuous pow | dissipation |  | See Dissipation Rating Table |
| Storage tempe | e range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead temperatu | 1,6 mm (1/16 inch) from case | seconds | $260^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

## RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 3 | 3.3 | 3.6 | V |
| Receiver input voltage | GND |  |  | V |
| Common-mode input voltage, $\mathrm{V}_{\text {IC }}$ | $\frac{\left\|\mathrm{v}_{\mathrm{ID}}\right\|}{2}$ |  | $\frac{\mathrm{V}_{\text {ID }}}{2}$ | V |
|  | $\mathrm{V}_{\mathrm{CC}}-0.8$ |  |  | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

## DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP (1) | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT DC SPECIFICATIONS ( $\mathrm{D}_{\text {IN }}$, EN, EN) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}} \quad$ Input high voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IL}} \quad$ Input low voltage |  | GND |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}} \quad$ Input high current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ | -10 | 3 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }} \quad$ Input low current | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ | -10 | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CL}} \quad$ Input clamp voltage | $\mathrm{I}_{\mathrm{CL}}=-18 \mathrm{~mA}$ | -1.5 | -0.8 |  | V |
| LVDS Output DC Specifications ( $\mathrm{D}_{\text {OUT+ }}$, $\mathrm{D}_{\text {OUT. }}$ ) |  |  |  |  |  |
| \| $\mathrm{V}_{\text {OD }}$ D Differential output voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, See Figure 1 | 250 | 350 | 450 | V |
| $\Delta\left\|V_{\mathrm{OD}}\right\|$ <br> Change in magnitude of $\mathrm{V}_{\mathrm{OD}}$ for complimentary output states |  | -35 | 1 | 35 | mV |
| $\mathrm{V}_{\text {OS }} \quad$ Offset voltage |  | 1.125 | 1.2 | 1.375 | V |
| $\Delta \mathrm{V}_{\text {OS }} \quad \begin{aligned} & \text { Change in magnitude of } \mathrm{V}_{\mathrm{OS}} \text { for } \\ & \text { complimentary output states }\end{aligned}$ |  | -25 | 1 | 25 | mV |
| Ios Output short circuit current | Enabled <br> $\mathrm{D}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{D}_{\text {OUT+ }}=0 \mathrm{~V}$, or <br> $\mathrm{D}_{\text {IN }}=\mathrm{GND}$ and $\mathrm{D}_{\text {OUT- }}=0 \mathrm{~V}$ |  | -4.5 | -9 | mA |
| IOSD Differential output short circuit current (2) | Enabled, $\mathrm{V}_{\mathrm{OD}}=0 \mathrm{~V}$ |  | -3.6 | -9 | mA |
| IOFF Power-off leakage | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ or Open; $\mathrm{VO}=0$ or 3.6 V | -20 | 0 | 20 | $\mu \mathrm{A}$ |
| loz Output high-impedance current | $\begin{aligned} & \mathrm{EN}=0 \mathrm{~V} \text { and } \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{O}}=0 \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | -10 | 0 | 10 | $\mu \mathrm{A}$ |
| LVDS Input DC Specifications ( $\mathrm{R}_{\text {IN }+}, \mathrm{R}_{\text {IN. }}$ ) |  |  |  |  |  |
| $\mathrm{V}_{1 \text { T+ }} \quad$ Differential input high threshold | $\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, 0.05 \mathrm{~V}, 2.35 \mathrm{~V}$ |  |  | 100 | mV |
| $\mathrm{V}_{\text {IT- }} \quad$ Differential input low threshold |  | -100 |  |  | mV |
| $\mathrm{V}_{\text {CMR }} \quad$ Common-mode voltage range | $\mathrm{V}_{\text {ID }}= \pm 100 \mathrm{mV}$ | 0.05 |  | 2.35 | V |
| Input current | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or 2.8 V | -20 |  | 20 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, 2.8 \mathrm{~V}$, or 3.6 V | -20 |  | 20 | $\mu \mathrm{A}$ |
| Outputs DC Specifications ( $\mathbf{R}_{\text {OUT }}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}} \quad$ Output high voltage | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ID}}=200 \mathrm{mV}$ | 2.7 | 3.3 |  | V |
| $\mathrm{V}_{\mathrm{OL}} \quad$ Output Low voltage | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ID}}=-200 \mathrm{mV}$ |  | 0.05 | 0.25 | V |
| $\mathrm{I}_{\text {Oz }} \quad$ Output high-impedance current | Disabled, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}$ | -10 | 0 | 10 | $\mu \mathrm{A}$ |
| Device DC Specifications |  |  |  |  |  |
| I Cc Power supply current <br> (LVDS loaded, enabled) | $\mathrm{EN}=3.3 \mathrm{~V}, \mathrm{D}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}} \text { or Gnd, } 100-\Omega$ differential LVDS loads |  | 17 | 35 | mA |
| $\mathrm{I}_{\text {CCz }} \quad$ High impedance supply current (disabled) | No loads, EN = 0 V |  | 1 | 25 | mA |

(1) All typical values are at $25^{\circ} \mathrm{C}$ and with a 3.3 V supply.
(2) Output short circuit current (IOS) is specified as magnitude only, the minus sign indicates direction only

INSTRUMENTS
www.ti.com

## SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP (1) | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS Outputs ( $\mathrm{D}_{\text {OUT }+}$, $\mathrm{D}_{\text {OUT. }}$ ) |  |  |  |  |  |
| $\mathrm{t}_{\text {PLHD }}$ Differential propagation delay low to high | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \text { distributed, } \\ & \text { See Figure } 2 \end{aligned}$ |  | 1.3 | 2.0 | ns |
| $\mathrm{t}_{\text {PHLD }} \quad$ Differential propagation delay high to low |  |  | 1.4 | 2.0 | ns |
| $\mathrm{t}_{\text {sk(p) }} \quad$ Differential pulse skew ( $\left\|\mathrm{t}_{\text {PHL }}-\mathrm{t}_{\text {PLH }}\right\|$ ) |  | 0 | 0.15 | 0.4 | ns |
| $\mathrm{t}_{\text {sk(0) }} \quad$ Differential channel-to-channel skew (2) |  | 0 | 0.05 | 0.5 | ns |
| $\mathrm{t}_{\text {sk(pp) }} \quad$ Differential part-to-part skew (3) |  | 0 |  | 1 | ns |
| $\mathrm{t}_{\mathrm{r}} \quad$ Differential rise time |  | 0.2 | 0.5 | 1 | ns |
| $\mathrm{t}_{\mathrm{f}} \quad$ Differential fall time |  | 0.2 | 0.5 | 1 | ns |
| $\mathrm{t}_{\text {PHZ }} \quad$ Disable time, high level to high impedance | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \text { distributed, } \\ & \text { See Figure } 3 \end{aligned}$ |  | 2.7 | 4 | ns |
| $\mathrm{t}_{\text {PLZ }} \quad$ Disable time, low level to high impedance |  |  | 2.7 | 4 | ns |
| $\mathrm{t}_{\text {PZH }} \quad$ Enable time, high impedance to high level |  | 1 | 5 | 8 | ns |
| $\mathrm{t}_{\text {PZL }} \quad$ Enable time, high impedance to low level |  | 1 | 5 | 8 | ns |
| $\mathrm{f}_{\text {MAX }} \quad$ Maximum operating frequency (4) |  |  | 250 |  | MHz |
| LVCMOS Outputs ( $\mathrm{R}_{\text {OUT }}$ ) |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }} \quad$ Propagation delay low to high | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=200 \mathrm{mV}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \text { distributed, } \\ & \text { See Figure } 4 \end{aligned}$ | 0.5 | 1.9 | 3.5 | ns |
| $\mathrm{t}_{\text {PHL }} \quad$ Propagation delay high to low |  | 0.5 | 1.7 | 3.5 | ns |
| $\mathrm{t}_{\text {sk(p) }} \quad$ Pulse skew ( $\left.\left\|\mathrm{t}_{\text {PHL }}-\mathrm{t}_{\text {PLH }}\right\|\right)$ |  | 0 | 0.2 | 0.4 | ns |
| $\mathrm{t}_{\text {sk(0) }} \quad$ Channel-to-channel skew (5) |  | 0 | 0.05 | 0.5 | ns |
| $\mathrm{t}_{\text {sk(pp) }} \quad$ Part-to-part skew (6) |  | 0 |  | 1 | ns |
| $\mathrm{t}_{\mathrm{r}} \quad$ Rise time |  | 0.3 | 0.5 | 1.4 | ns |
| $\mathrm{t}_{\mathrm{f}} \quad$ Fall time |  | 0.3 | 0.5 | 1.4 | ns |
| $\mathrm{t}_{\text {PHZ }} \quad$ Disable time, high level to high impedance | $C_{L}=15 \mathrm{pF}$ distributed, See Figure 5 | 3 | 7.2 | 9 | ns |
| $\mathrm{t}_{\text {PLZ }} \quad$ Disable time, low level to high impedance |  | 2.5 | 4 | 8 | ns |
| $\mathrm{t}_{\text {PZH }} \quad$ Enable time, high impedance to high level |  | 2.5 | 4.2 | 7 | ns |
| $\mathrm{t}_{\text {PZL }} \quad$ Enable time, high impedance to low level |  | 2 | 3.3 | 7 | ns |
| $\mathrm{f}_{\text {MAX }} \quad$ Maximum operating frequency (7) |  | 200 | 250 |  | MHz |

(1) All typical values are at $25^{\circ} \mathrm{C}$ and with a 3.3 V supply.
(2) $t_{s k(0)}$ is the magnitude of the time difference between the $t_{\text {PLH }}$ or $t_{\text {PHL }}$ of all drivers of a single device with all of their inputs connected together.
(3) $t_{\mathrm{sk}(\mathrm{pp})}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
(4) $f_{(\text {MAX }}$ generator input conditions: $t_{r}=t_{f}<1 \mathrm{~ns}(0 \%$ to $100 \%), 50 \%$ duty cycle, 0 V to 3 V . Output Criteria: duty cycle $=45 \%$ to $55 \%$, $\mathrm{V}_{\mathrm{OD}}$ $>250 \mathrm{mV}$, all channels switching.
(5) $\mathrm{t}_{\mathrm{sk}(\mathrm{lim})}$ is the maximum delay time difference between drivers over temperature, $\mathrm{V}_{\mathrm{CC}}$, and process.
(6) tsk $(\mathrm{pp})$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate wf(MAX) generaith the same supply voltages, at the same temperature, and have identical packages and test circuits
(7) $f_{(M A X)}$ generator input conditions: $t_{r}=t_{f}<1 \mathrm{~ns}(0 \%$ to $100 \%), 50 \%$ duty cycle, $\mathrm{V}_{\mathrm{ID}}=200 \mathrm{mV}, \mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}$. Output criteria: duty cycle $=$ $45 \%$ to $55 \%, \mathrm{~V}_{\mathrm{OH}}>2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}<0.25 \mathrm{~V}$, all channels switching.

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS


PARAMETER MEASUREMENT INFORMATION


Figure 1. Driver $\mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\mathrm{OS}}$ Test Circuit


Figure 2. Driver Propagation Delay and Rise/Fall Time Test Circuit and Waveforms


Figure 3. Driver High-Impedance State Delay Test Circuit and Waveforms


Figure 4. Receiver Propagation Delay and Rise/Fall Test Circuit and Waveforms


Figure 5. Receiver High-Impedance State Delay Test Circuit and Waveforms (Note, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ )

TYPICAL CHARACTERISTICS


Figure 6.


Figure 7.

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LVDS049PW | ACTIVE | TSSOP | PW | 16 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN65LVDS049PWG4 | ACTIVE | TSSOP | PW | 16 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN65LVDS049PWR | ACTIVE | TSSOP | PW | 16 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN65LVDS049PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 |  <br> no Sb/Br) $)$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| PIMS $^{* *}$ | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

