| |
|
 |
|
| Part No. |
R8A77800ADBGV
|
| OCR Text |
... dec. 13, 2005 page v of l configuration of this manual this manual comprises the following items: 1. general precautions on handling of product 2. configuration of this manual 3. preface 4. contents 5. overview 6. descriptio... |
| Description |
32-BIT, FLASH, 402 MHz, RISC MICROCONTROLLER, PBGA449
|
| File Size |
7,861.74K /
1340 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDT723634L12PF
|
| OCR Text |
...l reset clears data but retains configuration settings ? ? ? ? ? mailbox bypass registers for each fifo ? ? ? ? ? free-running clka and clkb may be asynchronous or coinci- dent (simultaneous reading and writing of data on a single clock edg... |
| Description |
512 X 36 BI-DIRECTIONAL FIFO, 8 ns, PQFP128
|
| File Size |
405.88K /
35 Page |
View
it Online |
Download Datasheet |
| |
|
|
Shenzhen Luguang Electronic Technology Co., Ltd
AVAGO TECHNOLOGIES LIMI...
|
| Part No. |
PEX8605
|
| OCR Text |
...yload siz e o f lexible configuration ? ports configurable as x1, x2 ? regist ers configurable with strapping p ins, eeprom, i 2 c , or host software ? reference clock buffered output signals for down stream ports ?... |
| Description |
Low Packet Latency & High Performance
PCI Express Gen 2 Switch
|
| File Size |
271.10K /
3 Page |
View
it Online |
Download Datasheet |
| |
|
|
Shenzhen Luguang Electronic Technology Co., Ltd
AVAGO TECHNOLOGIES LIMI...
|
| Part No. |
PEX8603
|
| OCR Text |
...yload siz e o f lexible configuration ? ports configurable as x1, x2 ? regist ers configurable with strapping p ins, eeprom, i 2 c , or host software ? reference clock buffered output signals for down stream ports ?... |
| Description |
Low Packet Latency & High Performance
PCI Express Gen 2 Switch
|
| File Size |
248.58K /
3 Page |
View
it Online |
Download Datasheet |
| |
|
|
NXP Semiconductors
|
| Part No. |
LPC11A02UK LPC11A04UK LPC11A14FHN33 LPC11A12FBD48 LPC11A14FBD48 LPC11A13FHI33
|
| OCR Text |
...mation 6.1 pinning fig 2. pin configuration lqfp48 package lpc11a12fbd48/101 lpc11a14fbd48/301 pio0_26 pio1_1 pio0_28 trst/pio0_9 reset/pio0_0 tdo/pio0_8 pio0_1 tms/pio0_7 v ss(io) tdi/pio0_6 xtalin pio1_0 xtalout pio0_14 v dd(io) tck/swc... |
| Description |
16kB flash, 4kB SRAM, WLCSP package
32kB flash, 8kB SRAM, WLCSP package
32kB flash, 8kB SRAM, HVQFN32 package
16kB flash, 4kB SRAM, LQFP48 package
32kB flash, 8kB SRAM, LQFP48 package
24kB flash, 6kB SRAM, HVQFN32 package
|
| File Size |
1,819.68K /
84 Page |
View
it Online |
Download Datasheet |
| |
|
|
ITE TECH
|
| Part No. |
IT9130 IT9137FN
|
| OCR Text |
...w it9130 v0.0.4 3 pin configuration 2. pin configuration it9133fn vdd_adc gnd gnd vdd_lna inp_vhf inn_uhf vdd_lna rext gnd gnd vdd33_lo vdd_clk host_b8 host_b7 host_b6 host_b5 host_b4 vddio2 host_b3 vdd1 vddio2 h... |
| Description |
DVB-T Front-End Integrated Receiver
|
| File Size |
455.50K /
22 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
