| |
|
 |
Motorola
|
| Part No. |
MPC604E9VED MPC604E9VEC
|
| OCR Text |
...-- Twelve GPR rename buffers -- Eight FPR rename buffers -- Eight condition register (CR) rename buffers * Completion unit -- The completion...way set-associative instruction and data caches -- LRU replacement algorithm -- 32-byte (eight-word)... |
| Description |
PowerPC 604e RISC Microprocessor PID9v-604e Hardware Specification Advance Information
PowerPC 604e ? RISC Microprocessor Family:
|
| File Size |
123.99K /
30 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MPC604E9QED MPC604E9QEC
|
| OCR Text |
...s N Twelve GPR rename buffers N Eight FPR rename buffers N Eight condition register (CR) rename buffers Supports non-IEEE mode for time-cri...way set-associative instruction and data caches N LRU replacement algorithm N 32-byte (eight-word) c... |
| Description |
PowerPC 604e RISC Microprocessor PID9q-604e Hardware Specification Advance Information
PowerPC 604e a RISC Microprocessor Family:
|
| File Size |
216.73K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola Semiconductor
|
| Part No. |
MPC7448
|
| OCR Text |
... from the instruction stream. - Eight-entry link register stack to predict the target address of Branch Conditional to Link Register (bclr) ...way set-associative instruction and data caches -- Pseudo least-recently-used (PLRU) replacement alg... |
| Description |
RISC Microprocessor
|
| File Size |
1,433.99K /
60 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel corp
|
| Part No. |
PC7410NBSP
|
| OCR Text |
...2 KB Instruction and Data Cache Eight Independent Execution Units and Three Register Files Write-back and Write-through Operations fINT Max ...way set associative branch target instruction cache (BTIC) for eliminating branch delay slots Full h... |
| Description |
32-bit RISC Microprocessor, 400-450 MHZ
|
| File Size |
545.21K /
46 Page |
View
it Online |
Download Datasheet |
| |
|
|
E2V TECHNOLOGIES PLC
|
| Part No. |
PC7448FSH1000ND
|
| OCR Text |
...d from the instruction stream ? eight-entry link register stack to predict the target address of branch conditional to link register ( bclr...way set-associative instruction and data caches pseudo least-recently-used (p lru) replacement algor... |
| Description |
32-BIT, 1000 MHz, RISC PROCESSOR, CBGA360
|
| File Size |
507.29K /
57 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
