|
|
 |
NXP Semiconductors N.V.
|
Part No. |
PCA9698
|
OCR Text |
...larity inverter register allows inversion of the polarity of the i/o pins when read n active low smbus alert ( smbaler t) output pin allows to initiate smbus alert response address sequence. own slave address sent when sequence initiated. n... |
Description |
40-bit Fm I2C-bus advanced I/O port with RESET, OE and INT 40位调频I2C总线先进的I / O复位,光电和INT端口
|
File Size |
212.48K /
47 Page |
View
it Online |
Download Datasheet
|
|
|
 |
NXP Semiconductors N.V.
|
Part No. |
PCA9506
|
OCR Text |
... their states change u polarity inversion register allows inversion of the polarity of the i/o pins when read n active low reset ( reset) input pin resets device to power-up default state n 3 programmable address pins allowing 8 devices on ... |
Description |
40-bit I2C-bus I/O port with RESET, OE, and INT 40位I2C总线的I / O端口复位,光电,和INT
|
File Size |
144.77K /
30 Page |
View
it Online |
Download Datasheet
|
|
|
 |
XILINX
|
Part No. |
XC9500XL
|
OCR Text |
...uct Specification * Local clock inversion with three global and one product-term clocks Individual output enable per output pin with local inversion Input hysteresis on all user and boundary-scan pin inputs Bus-hold circuitry on all user pi... |
Description |
XC9500XL High-Performance CPLD Family
|
File Size |
136.53K /
17 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|