|
|
 |
ICS
|
Part No. |
ICS87354I
|
OCR Text |
...ial input levels: LVPECL, LVDS, lvhstl, SSTL, HCSL * Maximum clock input frequency: 1GHz * Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input * Part-to-part skew: 300ps (maximum) ... |
Description |
From old datasheet system Divide-by-4, 5 Clock Generator. Industrial Temperature.
|
File Size |
152.16K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS
|
Part No. |
ICS87159
|
OCR Text |
...wing input types: LVDS, LVPECL, lvhstl, SSTL, HCSL * Maximum output frequency: 600MHz * Output skew: 110ps (maximum) * Propagation delay: 3.6ns (maximum) * 3.3V operating supply * 0C to 85C ambient operating temperature * Industrial tempera... |
Description |
Low Skew 1-to-8, ÷1, 2, 4 Clock Generator. (P) From old datasheet system
|
File Size |
191.49K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS
|
Part No. |
ICS87158
|
OCR Text |
...wing input types: LVDS, LVPECL, lvhstl, SSTL, HCSL * Maximum output frequency: 600MHz (maximum) * Output skew: 100ps (maximum) * Propagation delay: 4ns (maximum) * 3.3V operating supply * 0C to 85C ambient operating temperature * Lead-Free ... |
Description |
Low Skew 1-to-6 ÷1, 2, 4 Clock Generator. From old datasheet system
|
File Size |
253.44K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS
|
Part No. |
ICS87366
|
OCR Text |
...ial input levels: LVPECL, LVDS, lvhstl, HCSL, SSTL * Output frequency: FEC_SEL = 0, 159.375MHz FEC_SEL = 1, 164.355MHz * Cycle-to-cycle jitter: FEC_SEL = 0, 15ps (typical) FEC_SEL = 1, 20ps (typical) * Full 3.3V or 3.3V core/2.5V output sup... |
Description |
1-to-6, Differential to 3.3V LVPECL Clock Generator From old datasheet system
|
File Size |
83.49K /
10 Page |
View
it Online |
Download Datasheet
|
|
|
 |

Integrated Device Technology
|
Part No. |
ICS8534AY-01LF ICS8534AY-01LFT
|
OCR Text |
...ial input levels: LVDS, LVPECL, lvhstl CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, lvhstl, HCSL, SSTL PCLK/nPCLK supports the following input levels: LVPECL, CML, SSTL Maximum output frequency: 500MHz Out... |
Description |
LOW SKEW, 1-TO-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
|
File Size |
1,114.28K /
20 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|