| |
|
 |
New Japan Radio Co., Ltd.
|
| Part No. |
NJU26208
|
| OCR Text |
...interface nju26208 sdo1 l/r wdc sel muteb proc fig.1 nju26208 hardware block diagram
nju26208 - 3 - ver.2008-12-01 function block diagram nju26208 block diagram (stereo ... |
| Description |
SRS CS Auto & CSII 5.1 & TruSurround XT Decoder
|
| File Size |
285.52K /
11 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
MPC9991FA
|
| OCR Text |
...as a zero-delay buffer. the vco_sel pin provides an extended pll input reference frequency range. the sync pulse generator monitors the phase relationship between the qa[3:] and qc[2:0] output banks. the sync generator output signals the co... |
| Description |
9991 SERIES, PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52
|
| File Size |
396.74K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
FREESCALE SEMICONDUCTOR INC
|
| Part No. |
MPC9990FA
|
| OCR Text |
...s for clk = 75 mhz (bsel=1, vco_sel=1) qa output frequency 75 37.5 56.25 60 mhz qb output frequency 75 75 75 75 mhz output frequencies for clk = 100 mhz (bsel=1, vco_sel=1) qa output frequency 100 50 75 80 mhz qb output frequency 100 100 10... |
| Description |
9990 SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
|
| File Size |
363.86K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
