| |
|
 |
Samsung Electronic
|
| Part No. |
K7N167245A
|
| OCR Text |
... outputs. ? 209bga(11x19 ball grid array package). n t ram tm and no turnaround random access memory are trademarks of samsung. logic blo...driven to low once the device has been deselected in order to load a new address for next operation.... |
| Description |
256Kx72-Bit Pipelined NtRAMData Sheet
|
| File Size |
473.86K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
75N42102
|
| OCR Text |
...anced, 304 pin low profile ball grid array. to request the full idt75n42102 datasheet, please contact your local idt sales representative or...driven along with the index bus. it is connected to the ce input pin of a zbt sram or to the oe p... |
| Description |
NETWORK SEARCH ENGINE 32K x 72 Entries
|
| File Size |
425.55K /
3 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
IDT72V73260DA IDT72V7326 IDT72V73260 IDT72V73260BB
|
| OCR Text |
...-pin (13mm x 13mm) Plastic Ball Grid Array (PBGA) and 144-pin (20mm x 20mm) Thin Quad Flatpack (TQFP) Operating Temperature Range -40C to +8...driven. JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high-... |
| Description |
3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 16,384 X 16,384
|
| File Size |
187.19K /
26 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
IDT72V73250DA IDT72V73250 IDT72V73250BB
|
| OCR Text |
...-pin (13mm x 13mm) Plastic Ball Grid Array (PBGA) Operating Temperature Range -40C to +85C
FUNCTIONAL BLOCK DIAGRAM
VCC
GND
RE...driven. JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high-... |
| Description |
3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 8,192 x 8,192
|
| File Size |
169.55K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronic
|
| Part No. |
K7Z327285M
|
| OCR Text |
...a package ? 209bga(11x19 ball grid array package). fast access times parameter symbol -27 -2 5 unit cycle time t cyc 3.6 4.0 ns clock acce...driven high, and adv driven low.the internal array is read between the first rising edge and the sec... |
| Description |
512Kx72-Bit DLW(Double Late Write) RAM Data Sheet
|
| File Size |
451.91K /
21 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
