| |
|
 |
IDT
|
| Part No. |
IDT5T9306NLI8
|
| OCR Text |
...mode ? 2.5v v dd ? available in vfqfpn package functional block diagram applications: ? clock distribution
industrial temperature range 2 ...20 19 17 16 15 pd a 2 q 4 q 4 v dd a 2 v dd 14 13 8910 11 12 q 2 q 2 q 3 q 3 v d d g l v d d 27 26 2... |
| Description |
2.5V LVDS 1:16 Clock Buffer TeraBuffer II
|
| File Size |
82.91K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT5T93GL10NLI8
|
| OCR Text |
...mode ? 2.5v v dd ? available in vfqfpn package applications: ? clock distribution functional block diagram
industrial temperature range 2 ...20 16 11 12 13 14 15 17 18 19 q 3 q 3 q 4 q 4 v d d g l q 5 q 5 v d d g n d 39 38 37 36 35 34 33 32 ... |
| Description |
2.5V LVDS 1:10 Glitchless Clock Buffer TeraBuffer II
|
| File Size |
111.54K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT5T93GL16NLI8
|
| OCR Text |
...mode ? 2.5v v dd ? available in vfqfpn package applications: ? clock distribution functional block diagram
industrial temperature range 2 ...20 21 22 25 26 48 47 46 45 44 43 42 41 40 52 51 50 49 1 2 3 4 5 6 7 8 9 10 11 12 13 v dd g 1 q 1 q 1... |
| Description |
2.5V LVDS 1:16 Glitchless Clock Buffer TeraBuffer II
|
| File Size |
116.64K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Syst...
Integrated Device Techn...
|
| Part No. |
9DBU0541
|
| OCR Text |
...ent ? space saving 32-pin 5x5mm vfqfpn; minimal board space block diagram control logic ^ckpwrgd_pd# sdata_3.3 voe(4:0)# sclk_3.3 vsadr cl...20 gnda clk_in# 6 19 dif1# gndr 7 18 dif1 gnddig 817voe1# 9 10111213141516 vdddig1.5 sclk_3.3 sdata_... |
| Description |
slew rate for each output
HCSL-compatible differential input
|
| File Size |
186.14K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Syst...
Integrated Device Techn...
|
| Part No. |
9DBU0531
|
| OCR Text |
...ent ? space saving 32-pin 5x5mm vfqfpn; minimal board space block diagram , control logic ^ckpwrgd_pd# sdata_3.3 voe(4:0)# sclk_3.3 vsadr ...20 gnda clk_in# 6 19 dif1# gndr 7 18 dif1 gnddig 817voe1# 9 10111213141516 vdddig1.5 sclk_3.3 sdata_... |
| Description |
slew rate for each output
HCSL-compatible differential input
|
| File Size |
179.36K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9ZXL1251
|
| OCR Text |
...a savings ? space-saving 64-pin vfqfpn package ? fixed feedback path for 0ps input-to-output delay ? 9 selectable smbus addresse s; multiple...20 21 22 23 24 25 26 27 28 29 30 31 32 dif_0 dif_0# voe0# voe1# dif_1 dif_1# gnd vdd vddio dif_2 dif... |
| Description |
Space-saving 64-pin VFQFPN package
|
| File Size |
374.00K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9ZXL0651
|
| OCR Text |
... servers. ? space-saving 40-pin vfqfpn package ? fixed feedback path for 0ps input-to-output delay ? 6 oe# pins; hardware control of each ou...20 dfb_out_nc vdd voe0# dif_0 dif_0# vdd dif_1 dif_1# voe1# vdd pin 1 9zxl0651 epad is gnd 40-vfqfpn... |
| Description |
PLL or bypass mode
|
| File Size |
219.18K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDT5T940-30NLI8
|
| OCR Text |
...65v core and i/o ? available in vfqfpn package description: the idt5t940 generates a high precision fec (forward error cor- rection) or non-...20 19 18 17 16 15 8 9 10 11 12 13 14 28 27 26 25 24 23 22 gnd symbol description min. typ. max. unit... |
| Description |
5T SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28
|
| File Size |
115.10K /
11 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
