| |
|
 |
Cypress
|
| Part No. |
CY7C1562XV18-450BZXC
|
| OCR Text |
...d high operates similar to qdr-i de vice with 1 cycle read latency when doff is asserted low available in 18, and 36 configurations f...ddr interfaces. each address location is associated with two 18-bit words (cy7c1562xv18), or 36-bit ... |
| Description |
72-Mbit QDRii Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
| File Size |
647.57K /
29 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
HYNIX
|
| Part No. |
HY5DU56162 HY5DU561622CT
|
| OCR Text |
...trobes (UDQS, LDQS) per each x8 i/O Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ) On ch...ddr SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other t... |
| Description |
256M-P ddr SDRAM
|
| File Size |
372.02K /
35 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Samsung Semiconductor Co., Ltd. SAMSUNG SEMICONDUCTOR CO. LTD. SAMSUNG[Samsung semiconductor] Samsung Electronic
|
| Part No. |
K7Q163682A K7Q161882 K7Q161882A
|
| OCR Text |
...1.8V+0.1V/-0.1V Power Supply. * i/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V i/O, 1.8V+0.1V/-0.1V for 1.8V i/O. * Separate independent read a...ddr(Double Data Rate) interface on read and write ports. * Fixed 2-bit burst for both read and write... |
| Description |
512Kx36 & 1Mx18 QDR b2 SRAM 512Kx36 512Kx36 & 1Mx18 QDR b2 SRAM
|
| File Size |
501.65K /
17 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Philips
|
| Part No. |
PNX1500
|
| OCR Text |
...n-chip, independent, DMA-driven i/O and coprocessing units ! Video output up to W-XGA TFT LCD (1280 x 768 60 Hz) and
up to HD video (1920...ddr SDRAM memory system using 16- or
32-bit wide data at rates up to 400 MHz (1.6 GB/s)
! Compre... |
| Description |
Processor Miscellaneous
|
| File Size |
115.31K /
8 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
List of Unclassifed Man...
|
| Part No. |
SDR12872D1B62MT-50R SDR12872D1B62MT-60R
|
| OCR Text |
... data bus efficiency 2.5v i/o ( sstl_2 compatible) serial presence detect with eeprom gold-contact pad this module fami...ddr 333 mhz cl2,5 -60 module densities 1024mb with 18 dies and 2 ranks standard gr... |
| Description |
1GB ddr ?SDRAM registered DiMM
|
| File Size |
804.38K /
13 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Cypress
|
| Part No. |
CY7C1170KV18-400BZXC
|
| OCR Text |
...d high operates similar to ddr i device with one cycle read latency when doff is asserted low core v dd = 1.8 v 0.1 v; i/o v ddq = 1.4 v to v dd [1] ? supports both 1.5 v and 1.8 v i/o supply hstl inputs and variable drive hstl outpu... |
| Description |
18-Mbit ddr ii SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
| File Size |
613.13K /
28 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|