| |
|
 |
Kenet
|
| Part No. |
KAD5512P-50
|
| OCR Text |
...20, 21 clkp, clkn clock input true, complement 22 outmode output mode (lvds, lvcmos) 23 napslp power control (nap, sleep modes) 25 resetn power on reset (active low) 26, 45, 55, 65 ovss output ground 27, 36, 56 ovdd 1.8v out... |
| Description |
500MSPS A/D Converter
|
| File Size |
724.07K /
28 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
LATTICE SEMICONDUCTOR CORP
|
| Part No. |
LC5512MC-75F484I LC5512MC-75F256I LC5512MC-45QN208C LC5512MB-75F484C
|
| OCR Text |
...b are: ? superwide logic mode ? true dual-port sram mode ? pseudo dual-port sram mode ? single-port sram mode ? fifo mode ? ternary cam mode...complement form for every product term. it is also possible to cascade adjacent mfbs to create a blo... |
| Description |
EE PLD, 9.5 ns, PBGA484
EE PLD, 9.5 ns, PBGA256
EE PLD, 5.7 ns, PQFP208
|
| File Size |
675.46K /
95 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTERSIL[Intersil Corporation]
|
| Part No. |
CD4035BMS
|
| OCR Text |
...ive clock transitions. When the true/complement control is high, the true contents of the register are available at the output terminals. When the true/complement control is low, the outputs are the complements of the data in the register. ... |
| Description |
CMOS 4 -Stage Parallel In/Parallel Out Shift Register
|
| File Size |
116.02K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS951411 ICSXXXXYFLFT ICSXXXXYGLFT ICS951411YGLFT ICS951411YFLFT
|
| OCR Text |
...ed. 0 = enabled, 1 = tri-stated true clock of differential SRC clock pair. complement clock of differential SRC clock pair. Supply for SRC clocks, 3.3V nominal Ground pin for the SRC outputs true clock of differential SRC clock pair. Comple... |
| Description |
System Clock Chip for ATI RS400 P4TM-based Systems
Frequency Generator for ATI RS400 chipset and P4 processors
|
| File Size |
191.79K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
