| |
|
 |
Vishay
|
| Part No. |
LPE-6855
|
| OCR Text |
gapped and Ungapped Custom Configurations Available
ELECTRICAL SPECIFICATIONS (Multiple winds are connected in parallel)
Inductance Range: 10H to 150000H, measured at 0.10V RMS @ 10kHz without DC current, using an HP 4263 or HP 4284A im... |
| Description |
Surface Mount, gapped and Ungapped Custom Configurations Available
From old datasheet system
|
| File Size |
64.96K /
2 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Techn...
Integrated Circuit Syst...
|
| Part No. |
8T49N241
|
| OCR Text |
... behavior can be set to support gapped or un-gapped clocks. the 8t49n241 supports holdover. the holdover has an initial accuracy of 50ppb from the point where the loss of all applicable input reference(s) has been detect ed. it maintains... |
| Description |
Auto and manual clock selection with hitless switching
Manual clock selection control input
|
| File Size |
989.56K /
64 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
8T49N240-DDDNLGI8
|
| OCR Text |
...behavior can be set to support gapped or un-gapped clocks. the 8t49n240 supports holdover. the holdover has an initial accuracy of 50ppb from the point where the loss of all applicable input reference(s) has been detected. it maintains ... |
| Description |
FemtoClock NG Ultra-Performance
|
| File Size |
1,700.35K /
76 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitel Semiconductor
MITEL[Mitel Networks Corporation]
|
| Part No. |
MT90733 MT90733AP
|
| OCR Text |
...-Bit Receive Data Link Clock. A gapped clock provided for clocking in the three data link bits (C13, C14, and C15) into external circuitry from the serial data (CRD). C-Bit Receive Framing Pulse. Provides a time base reference for clocking ... |
| Description |
CMOS DS3 Framer (DS3F)
|
| File Size |
52.72K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitel Semiconductor
MITEL[Mitel Networks Corporation]
|
| Part No. |
MT90732 MT90732AP
|
| OCR Text |
...P O O Description Receive Clock gapped. An active low signal indicates the receive framing and service bit locations in the serial mode only. Receive Framing Pulse. Framing pulse is synchronous with the last nibble for the nibble-parallel i... |
| Description |
CMOS E2/E3 Framer (E2/E3F)
|
| File Size |
61.22K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
