|
|
|
Intel Corp
|
Part No. |
80386EXTC 80386EXTB 80386SX
|
OCR Text |
...086 Software in a Protected and paged System
Large Uniform Address Space
-- 8-, 16-, 32-bit Data Types -- 8 General Purpose 32-bit Registers Runs Intel386 Architecture Software in a Cost-effective, 16-bit Hardware Environment -- Runs ... |
Description |
Microprocessor - Datasheet Reference From old datasheet system
|
File Size |
110.94K /
20 Page |
View
it Online |
Download Datasheet |
|
|
|
Dallas Semiconductor Corp
|
Part No. |
DS80C390-QCR
|
OCR Text |
...am/data counter - 16-Bit/22-bit paged/22-bit contiguous modes - User-selectable multiplexed / nonmultiplexed memory interface - Optional 10 bit stack pointer Two full-function CAN 2.0B controllers - 15 message centers per controller - Stand... |
Description |
Microprocessor - Datasheet Reference
|
File Size |
5,618.08K /
58 Page |
View
it Online |
Download Datasheet |
|
|
|
MAXIM - Dallas Semiconductor DALLAS[Dallas Semiconducotr] DALLAS[Dallas Semiconductor]
|
Part No. |
DS80C390 DS80C390-QNR DS80C390-FCR DS80C390-FNR DS80C390-QCR
|
OCR Text |
...am/data counter - 16-Bit/22-bit paged/22-bit contiguous modes - User-selectable multiplexed / nonmultiplexed memory interface - Optional 10 bit stack pointer Two full-function CAN 2.0B controllers - 15 message centers per controller - Stand... |
Description |
Dual CAN High-Speed Microprocessor
|
File Size |
5,482.56K /
58 Page |
View
it Online |
Download Datasheet |
|
|
|
Dallas
|
Part No. |
DS89C420 89C420
|
OCR Text |
...d Toggle Select - Supports four paged modes Power Management Mode - Programmable clock divider - Automatic hardware and software exit Two full duplex serial ports Programmable Watchdog timer Thirteen interrupt sources (six external) Five le... |
Description |
Ultra High Speed Microcontroller From old datasheet system
|
File Size |
420.61K /
58 Page |
View
it Online |
Download Datasheet |
|
|
|
Motorola
|
Part No. |
MPC8240TD MPC8240TS
|
OCR Text |
...that provide support for demand-paged virtual memory address translation and variable-sized block translation. The TLBs and caches use a least recently used (LRU) replacement algorithm. The processor also supports block address translation ... |
Description |
Integrated Processor Technical Summary
|
File Size |
150.59K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|