|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
85310AYI-11LFT
|
OCR Text |
to-10 differential-to-3.3v, 2.5v lvpecl/ecl fanout buffer 85310i-11 85310i-11 rev f 7/8/15 1 ?2015 integrated device technology, inc. clk...lvcmos / lvttl interface levels. 3 clk0 input pulldown non-inverting differential clock input. 4 ncl... |
Description |
Low Skew, 1-to-10 Differential-to-3.3V, 2.5V LVPECL/ECL Fanout Buffer
|
File Size |
266.11K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
ICS840N202I
|
OCR Text |
...ations applications. it is able to generate any output frequency in the 1mhz - 250mhz range (see table 3 for details). a wide range of inp...lvcmos/lvttl outputs ? both outputs may be set to use 2.5v or 3.3v output levels ? programmable outp... |
Description |
Fourth generation FemtoClock
|
File Size |
485.99K /
31 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
ICS840N051I
|
OCR Text |
to-lvcmos/lvttl clock synthesizer ics840n051i ics840n051bgi revision a october 14, 2013 1 ?2013 integrated device technology, inc. general description the ics840n051i is a lvcmos/lvt tl clock synthesizer designed for sdh/sonet and ... |
Description |
FemtoClock NG Crystal-to-lvcmos/lvttl Clock Synthesizer
|
File Size |
238.67K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
ICS840N011I
|
OCR Text |
to-lvcmos/ lvttl clock synthesizer ics840n011i ics840n011bgi revision a august 16, 2013 1 ?2013 integrated device technology, inc. general description the ics840n011i is an lvcmos/lvttl clock synthesizer designed for fibre channel applic... |
Description |
FemtoClock NG Crystal-to-lvcmos/ lvttl Clock Synthesizer
|
File Size |
398.18K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
8V34S208
|
OCR Text |
...tiplexer. the device accepts dc to 250mhz clock and data signals and is designed for 1hz clock /1pps, 2khz and 8khz signal distribution. con...lvcmos/lvttl outputs which are copies of the individual differential inputs clka and clkb. the propa... |
Description |
Eight differential LVDS output pairs
|
File Size |
555.49K /
21 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
8V34S204
|
OCR Text |
...tiplexer. the device accepts dc to 250mhz clock and data signals and is designed for 1hz clock /1pps, 2khz and 8khz signal distribution. con...lvcmos/lvttl outputs which are copies of the individual differential inputs clka and clkb. the propa... |
Description |
Four differential LVDS output pairs
|
File Size |
582.61K /
22 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
83115BRILF 83115BRILFT
|
OCR Text |
to-16 lvcmos/lvttl fanout buffer 83115i 83115i rev b 4/28/15 1 ?2015 integrated device technology, inc. general description the 83115i is a low skew, 1-to-16 lvcmos/ lvttl fanout buffer. the 83115i single-ended clock i nput accepts lvcm... |
Description |
Low Skew, 1-to-16 LVCMOS/lvttl Fanout Buffer
|
File Size |
154.06K /
11 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
IDT8T79S828I-08
|
OCR Text |
to-8 differential to universal output clock divider/fanout buffer idt8t79s828-08i idt8t79s828-08nlgi revision a april 22, 2014 1 ?20...lvcmos control inputs ? qxx 1 edge aligned to qxx n edge ? individual output divider control via ser... |
Description |
1-to-8 Differential to Universal Output Clock Divider/Fanout Buffer
|
File Size |
444.28K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
IDT8T79S818I-08
|
OCR Text |
to-8 differential to universal output clock divider/fanout buffer idt8t79s818i-08 idt8t79s818a-08nlgi revision a july 11, 2013 1 ?20...lvcmos control inputs ? qxx 1 edge aligned to qxx n edge ? individual output divider control via ser... |
Description |
Four banks of two low skew outputs
|
File Size |
457.22K /
28 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|