| |
|
 |
ZILOG[Zilog, Inc.]
|
| Part No. |
Z89340
|
| OCR Text |
...utput Input/Output Input/Output Tri-State Input Input/Output - - Input/Output Input/Output Tri-State Output Input/Output Tri-State Output In...linear PCM samples. The ADPCM oscillators described later are similar in function and use ADPCM (IMA... |
| Description |
Digital Wavetable Engine
|
| File Size |
369.03K /
30 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1218H-166AXI CY7C1218H-166AXC
|
| OCR Text |
... deassert ed high, i/o pins are tri-stated, and act as input data pins. oe is masked during the first clock of a read cycle when emerging...linear burst sequence. when tied to v dd or left floating selects interleaved burst sequence. this... |
| Description |
32K X 36 CACHE SRAM, 3.5 ns, PQFP100 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100
|
| File Size |
683.95K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1298H-166AXC CY7C1298H-166AXI
|
| OCR Text |
... dea sserted high, i/o pins are tri-stated, and act as input data pins. oe is masked during the first clock of a read cycle when emerging ...linear burst sequence. when tied to v dd or left floating selects interleaved burst sequence. this... |
| Description |
64K X 18 CACHE SRAM, 3.5 ns, PQFP100 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100
|
| File Size |
681.02K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1328G-133AXC
|
| OCR Text |
...n deasserted high, dq pins are tri-stated, and act as input data pins. oe is masked during the first clock of a read cycle when emerging ...linear or interleaved burst sequence. the interleaved burst order supports pentium and i486 ? proces... |
| Description |
4-Mbit (256K x 18) Pipelined DCD Sync SRAM 256K X 18 CACHE SRAM, 4 ns, PQFP100
|
| File Size |
350.38K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
http://
MPS[Monolithic Power Systems]
|
| Part No. |
MP1531 EV1531DQ-002A
|
| OCR Text |
...
1
EV1531DQ-002A - LOW PWR, TRI-OUTPUT STEP-UP + CHARGE PUMP FOR TFT BIAS EVALUATION BOARD - INITIAL RELEASE
EVALUATION BOARD SCHEMATIC
D3 BAS40-04-7 D8 BAS40-04-7 D9 BAS40-04-7
D4 BAS40-04-7 C26 NS C25 NS C21 NS JP1 D1 SW B0530W... |
| Description |
Low Power, Triple Output Step-Up Plus Charge Pump for TFT Bias
|
| File Size |
259.74K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1346H-166AXI CY7C1346H-166AXC
|
| OCR Text |
... deassert ed high, i/o pins are tri-stated, and act as input data pins. oe is masked during the first clock of a read cycle when emerging...linear or interleaved burst sequence. the interleaved burst order supports pentium and i486 ? proces... |
| Description |
2-Mbit (64K x 36) Pipelined Sync SRAM
|
| File Size |
684.87K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Monolithic Power Systems, Inc.
|
| Part No. |
EV1531DQ-002A
|
| OCR Text |
...
ev1531dq-002a ? low pwr, tri-output step-up + charge pump for tft bias evaluation board ? initial release 10/04, rev. 1.1 www.monolithicpower.com 2 evaluation board schematic mp1531 gl en fb3 fb2 sw ct rdy fb1 pgnd in3 gh in2... |
| Description |
Low Power, Triple Output Step-Up Plus Charge Pump for TFT Bias 低功耗，三路输出升压充电泵另外，为TFT偏置
|
| File Size |
259.64K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zilog Inc
|
| Part No. |
Z8038018FSC
|
| OCR Text |
...ress Bus (outputs, active High, tri-state). These non-multiplexed address signals provide a linear memory address space of four gigabytes. The 32-address signals are also used to access I/O devices. /BACK Bus Acknowledge (output, active Low... |
| Description |
MICROPROCESSOR,32-BIT,CMOS,QFP,100PIN,PLASTIC
From old datasheet system
|
| File Size |
472.25K /
115 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
