| |
|
 |
XILINX
|
| Part No. |
XC2C32A
|
| OCR Text |
...t-trigger input (per pin) - I/O banking - RealDigital 100% CMOS product term generation - Flexible clocking modes - Optional DualEDGE triggered registers - Global signal options with macrocell control * Multiple global clocks with phase sel... |
| Description |
The CoolRunner-II 32-macrocell device
|
| File Size |
101.46K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
XILINX
|
| Part No. |
XC2C32
|
| OCR Text |
... the XC2C32A, a device with I/O banking and Pb-free package options.
Description
The CoolRunner-II 32-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communication ... |
| Description |
The CoolRunner-II 32-macrocell device
|
| File Size |
97.22K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx Inc
|
| Part No. |
XC2C512-6PQ208C
|
| OCR Text |
...s voltage translation is output banking. Four output banks are available on the CoolRunner-II 512 macrocell device that permits easy interfacing to 3.3V, 2.5V, 1.8V, and 1.5V devices. The CoolRunner-II 512 macrocell CPLD is I/O compatible w... |
| Description |
Complex PLD - Datasheet Reference
From old datasheet system
|
| File Size |
113.77K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
CLARE[Clare, Inc.]
|
| Part No. |
CPC5621 CPC5620 CPC5621ATR CPC5620A CPC5620ATR CPC5621A
|
| OCR Text |
...ms for POS terminals, automated banking, remote metering, vending machines, security, and surveillance
el
Isolation Barrier Transmit Isolation Amplifier Vref Gain Trim Vref Gain Trim Receive Isolation Amplifier CID/ RING MUX CSNOOP Snoo... |
| Description |
LITELINK III Phone Line Interface IC (DAA)
|
| File Size |
309.47K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C09089 CY7C09079A CY7C09099 CY7C91089 CY7C91099 CY7C91079A 7C09199A CY7C09089A
|
| OCR Text |
...iple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with CE0 LOW and CE1 HIGH to reactivate the outputs. Counter enable inputs are provided to stall the ... |
| Description |
64K x 8 Synchronous Dual-Port Static RAM(64K x 8 同步双端口静态RAM)
From old datasheet system
32K/64K/128K x 8/9Synchronous Dual-Port Static RAM
|
| File Size |
329.65K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
Cypress Semiconductor Corp.
CYPRESS[Cypress Semiconductor]
|
| Part No. |
CY7C09199V CY7C09199V-12AC CY7C09199V-6AC CY7C09199V-7AC CY7C09179V CY7C09179V-12AC CY7C09179V-6AC CY7C09179V-7AC CY7C09179V-9C CY7C09079V-6AC CY7C09079V-7AC CY7C09079V-9AC CY7C09089V-12AC CY7C09099V-6AC CY7C09099V-7AC CY7C09089V CY7C09099V-12AC CY7C09099V CY7C09199V-9AI CY7C09079V CY7C09079V-12AC CY7C09079V-7AI CY7C09089V-6AC CY7C09089V-7AC CY7C09089V-9AC CY7C09099V-9AC CY7C09099V-9AI CY7C09189V CY7C09189V-12AC CY7C09189V-6AC CY7C09189V-7AC CY7C09189V-9AC CY7C09199V-9AC CY7C09179V-9AC
|
| OCR Text |
...iple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with CE0 LOW and CE1 HIGH to reactivate the outputs. Counter enable inputs are provided to stall the ... |
| Description |
3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM 64K X 9 DUAL-PORT SRAM, 25 ns, PQFP100
3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM 32K X 9 DUAL-PORT SRAM, 25 ns, PQFP100
3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM 32K X 8 DUAL-PORT SRAM, 18 ns, PQFP100
SM Series Subminiature Basic Switch, Single Pole Double Throw (SPDT), 250 Vac, 11 A, Pin Plunger Actuator, Solder Termination
Memory
|
| File Size |
331.80K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
