Part Number Hot Search : 
PE7104 29GL512P 0B001 PCI50 SF2093E CA307 HA11225 LR13BDT
Product Description
Full Text Search
  timeslot Datasheet PDF File

For timeslot Found Datasheets File :: 346    Search Time::4.172ms    
Page :: | 1 | 2 | <3> | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

    MT9080B MT9080BP

MITEL[Mitel Networks Corporation]
Part No. MT9080B MT9080BP
OCR Text ...ith the rising edge in the next timeslot (see Fig. 24 for applicable timing in different modes). Message Enable. When tied high the data latched in on the address bus is clocked out on D0o-D15o. When ME is tied low, the contents of the addr...
Description CMOS SMX - Switch Matrix Module

File Size 122.45K  /  25 Page

View it Online

Download Datasheet





    MT9080 MT9080AP

Mitel Semiconductor
MITEL[Mitel Networks Corporation]
Part No. MT9080 MT9080AP
OCR Text timeslot interchange circuit for digital switch applications 16 bit wide data bus I/O 2048 x 16 bit wide byte capacity Dual addressing capability; internal counter and external address bus Variable clock and frame rates Microprocessor inter...
Description CMOS SMX - Switch Matrix Module

File Size 304.68K  /  24 Page

View it Online

Download Datasheet

    DS2181A 2181A

MAXIM - Dallas Semiconductor
Dallas Semiconducotr
Part No. DS2181A 2181A
OCR Text ... 256 kHz clock which identifies timeslot boundaries. Useful for parallel-to-serial conversion of channel data. Transmit Serial Data. NRZ data input, sampled on falling edges of TCLK. Transmit Multiframe Out. Output of multiframe counter; hi...
Description CEPT Primary Rate Transceiver
From old datasheet system

File Size 374.18K  /  32 Page

View it Online

Download Datasheet

    DS21Q43A DS21Q43AT DS21Q43ATN 21Q43A

MAXIM - Dallas Semiconductor
Dallas Semiconducotr
DALLAS[Dallas Semiconductor]
Part No. DS21Q43A DS21Q43AT DS21Q43ATN 21Q43A
OCR Text ...tem which are numbered 0 to 31. timeslot 0 is transmitted first and received first. These 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. timeslot 0 is identical to channel 1, timeslot 1 is identical to cha...
Description Quad E1 Framer
From old datasheet system

File Size 747.96K  /  60 Page

View it Online

Download Datasheet

    DS21Q44 DS21Q44T DS21Q44TN 21Q44

DALLAS[Dallas Semiconductor]
Dallas Semiconducotr
Part No. DS21Q44 DS21Q44T DS21Q44TN 21Q44
OCR Text ...bit timeslots numbered 0 to 31. timeslot 0 is transmitted first and received first. These 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. timeslot 0 is identical to channel 1, timeslot 1 is identical to Cha...
Description From old datasheet system
Enhanced QUAD E1 FRAMER

File Size 616.24K  /  105 Page

View it Online

Download Datasheet

    MH89790B MH89790BN MH89790BS MT89790B MT89790BS

Mitel Semiconductor
MITEL[Mitel Networks Corporation]
Part No. MH89790B MH89790BN MH89790BS MT89790B MT89790BS
OCR Text ...ation mode. This allows use of timeslot 16 for 64 kbit/s common channel signalling. Synchronization is included within the CEPT bit stream in the form of a bit pattern inserted into timeslot 0. The contents of timeslot 0 alternate between ...
Description ST-BUS FAMILY CEPT PCM 30/CRC-4 Framer & Interface Preliminary Information
ST-BUS⑩ FAMILY CEPT PCM 30/CRC-4 Framer & Interface Preliminary Information
0.3-7.0V; 40mA; CEPT PCM 30/CRC-4 framer & interface circuit. For primary rate ISDN network nodes, multiplexing equipment, private network: PBX to PBX links

File Size 488.08K  /  32 Page

View it Online

Download Datasheet

    DS21Q44T

DALLAS SEMICONDUCTOR
Part No. DS21Q44T
OCR Text ...it timeslots numbered 0 to 31. timeslot 0 is transmitted first and received first. these 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. timeslot 0 is identical to channel 1, timeslot 1 is identical to ch...
Description Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0

File Size 647.21K  /  105 Page

View it Online

Download Datasheet

    MT9196 MT9196AE MT9196AP MT9196AS

MITEL[Mitel Networks Corporation]
Part No. MT9196 MT9196AE MT9196AP MT9196AS
OCR Text ...e rising edge of BCL during the timeslot defined by STB, or according to standard ST-BUS timing. Data Input. A digital input for 8 bit wide channel data received from the Layer 1 device. Data is sampled on the falling edge of BCL during the...
Description ISO2-CMOS Integrated Digital Phone Circuit (IDPC)

File Size 441.66K  /  38 Page

View it Online

Download Datasheet

For timeslot Found Datasheets File :: 346    Search Time::4.172ms    
Page :: | 1 | 2 | <3> | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of timeslot

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
1.9513690471649