|
|
 |
ETC[ETC]
|
Part No. |
TXC-02050CIPL TXC-02050C
|
OCR Text |
...-02050C Block Diagram
- 3 of 36 -
TXC-02050C-MB Ed. 1, May 2002
Proprietary TranSwitch Corporation Information for use Solely by it...Mbit/s operation, the MRT should be operated in the P and N rail mode, bypassing the HDB3 Decoder/ E... |
Description |
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250C
|
File Size |
327.74K /
36 Page |
View
it Online |
Download Datasheet
|
|
|
 |

NXP Semiconductors
|
Part No. |
SAB9077 SAB9077H
|
OCR Text |
...8 dao0 to dao7 47 31 40 32, 34, 36, 38, 39, 37, 35, 33 dai0 to dai7 23, 25, 27, 29, 30, 28, 26, 24 ad0 to ad8 51, 53, 55, 57, 58, 56, 54, 52...mbit vdram of 262144 words of 8-bit. an overview of the timing diagrams is given in fig.9. av reft a... |
Description |
Picture-In-Picture PIP controller
|
File Size |
199.56K /
32 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PHILIPS[Philips Semiconductors]
|
Part No. |
SC16C754BIBM SC16C754B SC16C754BIA68 SC16C754BIB80
|
OCR Text |
...XD 40 IOR 39 TXC 38 CSC 37 INTC 36 RTSC 35 VCC 34 DTRC 33 CTSC DSRB 17 CDB 18 RIB 19 RXB 20 VCC 21 A2 22 A1 23 A0 24 XTAL1 25 XTAL2 26 RESET...Mbit/s (max.) with 64-byte FIFOs
67 INTSEL
76 GND
63 CDD
79 CDA
65 RXD
77 RXA
6... |
Description |
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
|
File Size |
230.02K /
50 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PHILIPS[Philips Semiconductors]
|
Part No. |
SC16C650BIN40 SC16C650B SC16C650BIA44 SC16C650BIB48 SC16C650BIBS
|
OCR Text |
...3 RI
39 RESET 38 OUT1 37 DTR 36 RTS 35 OUT2
RCLK 10 RX 11 n.c. 12 TX 13 CS0 14 CS1 15 CS2 16 BAUDOUT 17
SC16C650BIA44
34 n.c. 33...Mbit/s with a 48 MHz external clock input (at 5 V). The rich feature set of the SC16C650B is availab... |
Description |
From old datasheet system 5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder
|
File Size |
306.61K /
51 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1318CV18-200BZXC
|
OCR Text |
...mbit density (1 m 18, 512 k 36) 267-mhz clock for high bandwidth 2-word burst for reducing address bus frequency double data rate (ddr) interfaces (data transferred at 534 mhz) at 267 mhz two input clocks (k and k ) for precise d... |
Description |
18-Mbit DDR-II SRAM 2-Word Burst Architecture 1M X 18 DDR SRAM, 0.45 ns, PBGA165
|
File Size |
977.42K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
 |

NXP Semiconductors
|
Part No. |
SAB9076H
|
OCR Text |
...8 dao0 to dao7 47 31 40 32, 34, 36,
38, 39, 37,
35, 33 dai0 to dai7 23, 25, 27,
29, 30, 28,
26, 24 ad0 to ad8 51, 53, 55,
57, 58, 56,
...mbit vdram with a storage capacity of 262 144 words of 8 bit each. an overview of the timing diagram... |
Description |
Picture-In-Picture PIP controller
|
File Size |
241.70K /
32 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|