|
|
 |
Cypress
|
Part No. |
CY7C1444AV33-1XWI
|
OCR Text |
... one of the address locations . sampled at the rising edge of the clk if adsp or adsc is active low, and ce 1 , ce 2 , and ce 3 are ...data pins. oe is masked during the first clock of a read cycle when emerging fr om a deselected st... |
Description |
36-Mbit (1 M 36) Pipelined DCD Sync SRAM
|
File Size |
448.49K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Alliance Semiconductor
|
Part No. |
AS7C3364PFS32A-133TQC AS7C3364PFS32A-133TQI
|
OCR Text |
... address register when adsp is sampled low, the chip enables are sampled active, and the output buffer is enabled with oe . in a read operation the data accessed by the current address, registered in the address registers by the positive e... |
Description |
3V 64K x 8/512K x 32 pipeline burst synchronous SRAM, 133MHz
|
File Size |
217.45K /
11 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|