| |
|
 |
|
| Part No. |
|
| OCR Text |
...o[0]/smievent pin is internally latched from external pull-ups or pull- downs, when resetn is low. the values will be stored permanently in the id register and gpio[0]/smievent pin can then be reconfigured as an output. refer to gpio conf... |
| Description |
|
| File Size |
36.59K /
5 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
|
| OCR Text |
... ns for sst39vf200a/400a/800a latched address and data fast erase and word-program ? sector-erase time: 18 ms (typical) ? block-erase time: 18 ms (typical) ? chip-erase time: 70 ms (typical) ? word-program time: 14 s (typical) ? chip re... |
| Description |
|
| File Size |
325.31K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
Advanced Micro Devices, Inc.
|
| Part No. |
PALCE29MA16
|
| OCR Text |
... for combinatorial/registered/ latched operation n output enable controlled by a pin or product terms n varied product term distribution for increased design flexibility n programmable clock selection with common pin clock/latch enable (... |
| Description |
24-Pin EE CMOS Programmable Array Logic
|
| File Size |
295.17K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hyundai
|
| Part No. |
HY5DU281622 HY5DU281622LT-L HY5DU281622LT-H
|
| OCR Text |
...ddresses and control inputs are latched on the rising edges of the clock(falling edges of the clk ), data(dq), data strobes(ldqs/udqs) and write data masks(ldm/udm) inputs are sampled on both rising and falling edges of it. the data paths ... |
| Description |
4 Banks x 2M x 16Bit Double Data Rate SDRAM
|
| File Size |
84.39K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
ATMEL CORP
|
| Part No. |
AT26DF161-MU
|
| OCR Text |
...esent on t he si pin is always latched on the rising edge of sck, while output dat a on the so pin is always clocked out on the falling edge of sck. input si serial input : the si pin is used to shift data into the device. the si pin is u... |
| Description |
Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifier (Dual); Package: MSOP; No of Pins: 8; Temperature Range: Industrial
|
| File Size |
444.88K /
35 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
|
| OCR Text |
...the cas# and we# signals and is latched at the positive edges of ck. when ras# and cs# are asserted "low" and cas# is asserted "high" either the bankactivate command or the precharge command is selected by the we# signal. when the we# is... |
| Description |
|
| File Size |
607.79K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung
|
| Part No. |
K9GAG08B0D K9GAG08X0D
|
| OCR Text |
...when active high, commands are latched into the command register through the i/o ports on the rising edge of the we signal. ale address latch enable the ale input controls the activating path for addres s to the internal address registers... |
| Description |
FLASH MEMORY
|
| File Size |
1,094.99K /
58 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
