| |
|
 |
Motorola
|
| Part No. |
MPC9608
|
| OCR Text |
...nout buffers. The device offers one reference clock input and two banks of 5 outputs for clock fanout. The input frequency and phase is reproduced by the PLL and provided at the outputs. A selectable frequency divider sets the bank B output... |
| Description |
1:10 LVCMOS Zero Delay Clock Buffer
From old datasheet system
|
| File Size |
175.83K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734JCA
|
| OCR Text |
...our internal banks ? module has one physical bank ? fully synchronous to positive clock edge ? programmable operation: - dimm cas latency:3,...phase-lock loop (pll) on the dimm is used to re- drive the clock signals to the sdram devices to min... |
| Description |
16M x 72 1 Bank Registered/Buffered SDRAM Module(16M x 72 1组寄缓冲同步动态RAM模块16M x 72高速存储器阵列结构
|
| File Size |
154.53K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734BCC
|
| OCR Text |
...our internal banks ? module has one physical bank ? fully synchronous to positive clock edge ? programmable operation: - dimm cas latency:3,...phase-lock loop (pll) on the dimm is used to re- drive the clock signals to both the sdram devices a... |
| Description |
16M x 72 1 Bank Registered/Buffered SDRAM Module(16M x 72 1组寄缓冲同步动态RAM模块)
|
| File Size |
187.30K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734BCB
|
| OCR Text |
...our internal banks ? module has one physical bank ? fully synchronous to positive clock edge ? programmable operation: - dimm cas latency:3,...phase-lock loop (pll) on the dimm is used to re- drive the clock signals to both the sdram devices a... |
| Description |
16M x 72 1 Bank Registered SDRAM Module(16M x 72 1组带寄存同步动态RAM模块)
|
| File Size |
151.38K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
