| |
|
 |
Micron Technology, Inc.
|
| Part No. |
MT9LD272
|
| OCR Text |
...en low prior to cas# falling. a late write or read-modify-write oc- curs when we# falls after cas# was taken low. during early write cycles, the data-outputs (q) will remain high-z regardless of the state of oe#. during late write or read-m... |
| Description |
2Meg x 72 Buffered DRAM DIMMs(2M x 72缓冲动态RAM模块（双列直插存储器模块 2Meg × 72缓冲内存插槽00万72缓冲动态内存模块（双列直插存储器模块）
|
| File Size |
485.22K /
29 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
MT18LD1672AG-6X
|
| OCR Text |
...en low prior to cas# falling. a late write or read-modify-write occurs when we# falls after cas# is taken low. during early write cycles, the data-outputs (q) will remain high-z regardless of the state of oe#. during late write or read-modi... |
| Description |
16M X 72 EDO DRAM MODULE, 60 ns, DMA168
|
| File Size |
621.95K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micron Technology, Inc.
|
| Part No. |
MT9LD272A
|
| OCR Text |
...en low prior to cas# falling. a late write or read-modify-write occurs when we# falls after cas# was taken low. during early write cycles, the data-outputs (q) will remain high-z regardless of the state of oe#. during late write or read-mod... |
| Description |
2, 4 MEG x 72 NONBUFFERED DRAM DIMMs
|
| File Size |
423.00K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sony
|
| Part No. |
CXK77B1840AGB CXK77B3640AGB
|
| OCR Text |
Late Write HSTL High Speed Synchronous SRAMs (128K x 36 or 256K x 18 Organization)
The CXK77B3640A (organized as 131,072 words by 36 bits) and the CXK77B1840A (organized as 262,144 words by 18 bits) are high speed BiCMOS synchronous stat... |
| Description |
4Mb Late Write HSTL High Speed Synchronous SRAMs (128K x 36 or 256K x 18 Organization)
From old datasheet system
|
| File Size |
283.45K /
33 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sony
|
| Part No. |
CXK77B1840GB
|
| OCR Text |
Late Write HSTL High Speed Synchronous SRAM (256K x 18 Organization)
The CXK77B1840 is a high speed BiCMOS synchronous static RAM with common I/O pins, organized as 262,144-words by 18-bits. This synchronous SRAM integrates input registe... |
| Description |
4Mb Late Write HSTL High Speed Synchronous SRAM (256K x 18 Organization)
From old datasheet system
|
| File Size |
255.50K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micron Technology, Inc.
|
| Part No. |
MT8LD864AG-5X MT16LD1664AG-5X MT32LD3264AG-5X MT16LD1664AG-6X MT8LD864AG-6X MT32LD3264AG-6X
|
| OCR Text |
...en low prior to cas# falling. a late write or read-modify-write oc- curs when we# falls after cas# was taken low. during early write cycles, the data-outputs (q) will remain high-z regardless of the state of oe#. during late write or read-m... |
| Description |
DRAM MODULE
Silver Mica Capacitor; Capacitance:8200pF; Capacitance Tolerance: /- 5%; Series:CDV30; Voltage Rating:1000VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:11.1mm; Leaded Process Compatible:No RoHS Compliant: No
Silver Mica Capacitor; Capacitance:1000pF; Capacitance Tolerance: /- 5%; Series:CDV30; Voltage Rating:1500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:11.1mm; Leaded Process Compatible:No RoHS Compliant: No
|
| File Size |
509.43K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micron Technology, Inc.
|
| Part No. |
MT18LD472AG MT9LD272AG
|
| OCR Text |
...en low prior to cas# falling. a late write or read-modify-write occurs when we# falls after cas# was taken low. during early write cycles, the data-outputs (q) will remain high-z regardless of the state of oe#. during late write or read-mod... |
| Description |
4Meg x 72 Nonbuffered DRAM DIMMs(4M x 72无缓冲动态RAM双列直插存储器模
2Meg x 72 Nonbuffered DRAM DIMMs(2M x 72无缓冲动态RAM双列直插存储器模 2Meg × 72 Nonbuffered内存插槽00万72无缓冲动态RAM的双列直插存储器模块
|
| File Size |
416.63K /
30 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
