| |
|
 |
|
| Part No. |
|
| OCR Text |
...s. bank a and bank b divide the vco output by 4 or 8 while bank c divides by 8 or 12 per sel(a:c) settings, see functional table . these dividers allow output to input ratios of 6:1, 4:1, 3:1, 2:1, 3:2, 4:3, 1:1, and 2:3. each lvcmos compa... |
| Description |
|
| File Size |
73.31K /
9 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY29773AXI CY29773AXIT
|
| OCR Text |
...uts each. each bank divides the vco output per sel(a:c) settings (see table 2. function table (configuration controls) ). these dividers allow output-to-input ratios of 8:1, 6:1, 5:1, 4:1, 3:1, 8:3, 5:2, 2:1, 5:3, 3:2, 4:3, 5:4, 1:1, an... |
| Description |
29773 SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52
|
| File Size |
223.74K /
13 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
|
| OCR Text |
...uts each. each bank divides the vco output per sel(a:c) settings (see table 2. function table (configuration controls) ). these dividers allow output-to-input ratios of 8:1, 6:1, 5:1, 4:1, 3:1, 8:3, 5:2, 2:1, 5:3, 3:2, 4:3, 5:4, 1:1, and 5... |
| Description |
|
| File Size |
102.40K /
12 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|