| |
|
 |
Integrated Device Technology, Inc.
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
49FCT3805BSOG 49FCT3805BSOGI 49FCT3805BQG 49FCT3805BQG8
|
| OCR Text |
....u.t. v in v out v cc r t pulse generator 50pf 500 500 6v gnd control input output normally low output normally high 3v 1.5v 0v 3.5v 0v switch closed switch open v ol v oh 0.3v 0.3v t plz t pzl t pzh t phz 3.5v 0v 1.5v 1.5v enable disab... |
| Description |
FCT SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 GREEN, SOIC-20
3.3V CMOS BUFFER/CLOCK DRIVER
|
| File Size |
64.95K /
7 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
49FCT3805 IDT49FCT38 IDT49FCT3805_A
|
| OCR Text |
...
VCC
GND
500
VIN
Pulse generator
VOUT D.U.T.
50pF
RT
500
DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse generator.
Test Circ... |
| Description |
Dual 1:5 Clock Driver
3.3V CMOS BUFFER/CLOCK DRIVER
|
| File Size |
58.65K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
|
| Part No. |
ASM5I9653AG-32-LR ASM5I9653A ASM5I9653A-32-ER ASM5I9653A-32-LR ASM5I9653AG-32-ER
|
| OCR Text |
generator
Features
1:8 PLL based low-voltage clock generator Supports zero-delay operation 3.3V power supply Generates clock signals up to...fanout buffer. The device performance has been tuned and optimized for zero delay performance. The P... |
| Description |
3.3V 1:8 LVCMOS PLL Clock generator 3.3 1:8的LVCMOS PLL时钟发生
3.3V 1:8 LVCMOS PLL Clock generator 9653 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
|
| File Size |
646.25K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
|
| Part No. |
ASM5I9658G-32-LR ASM5I9658 ASM5I9658-32-ER ASM5I9658-32-LR ASM5I9658G-32-ER
|
| OCR Text |
generator
Features
1:10 PLL based low-voltage clock generator Supports zero-delay operation 3.3V power supply Generates clock signals up t...fanout buffer. The device performance has been tuned and optimized for zero delay performance. The P... |
| Description |
Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 85 9658 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
3.3V 1:10 LVCMOS PLL Clock generator 9658 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
|
| File Size |
577.13K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY7B9940V-5AXCT CY7B9940V-5AXIT
|
| OCR Text |
...ilter vco control logic divide generator feedback bank bank 2 bank 1 matrix logic block diagram [+] feedback
roboclockii? junior, cy...fanout output buffers ([1:2]q[a:b][0:1]), and an output disable (dis[1:2]). the feedback bank has o... |
| Description |
High Speed Multifrequency PLL Clock Buffer; Voltage (V): 3.3 V; Operating Frequency: 24 MHz to 200 MHz; Outputs: 10; Operating Range: 0 to 70 C 7B SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP44
High Speed Multifrequency PLL Clock Buffer; Voltage (V): 3.3 V; Operating Frequency: 24 MHz to 200 MHz; Outputs: 10; Operating Range: -40 to 85 C 7B SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP44
|
| File Size |
273.52K /
13 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
