| |
|
 |
ST Microelectronics
|
| Part No. |
ST19NR66
|
| OCR Text |
...ed into partitions with custom ized access rules. an additional st rom contains all st provided functions and libraries. access from any memory area to another are protected by hardware firewalls. access rules are user-defined and can be ... |
| Description |
Dual Contactless Smartcard MCU
|
| File Size |
213.66K /
5 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Siemens
|
| Part No. |
S7-300
|
| OCR Text |
... both distributed and central- ized i/o configurations overview cpu 312 ifm outdoor the compact cpu with inte- gral digital i/o for small systems with special functions and special inputs for specific functions can also be used... |
| Description |
Simatic S7-300
|
| File Size |
1,650.66K /
124 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel Corp.
|
| Part No. |
ATAR090 ATAR890
|
| OCR Text |
...tack pointer has to be initial- ized via >rp fch. ram address registers (x and y) the x and y registers are used to address any 4-bit item in ram. a fetch operation moves the addressed nibble onto the tos. a store operation moves the tos t... |
| Description |
Low-current Microcontroller for Wireless Communication
2 KB ROM, 2 Timer, SSI, 12 I/O Lines, V
2 KB ROM, 2 Timer, SSI, 12 I/O Lines, 64 Byte EEPROM, V
|
| File Size |
713.43K /
75 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
ATAR092-D
|
| OCR Text |
...tack pointer has to be initial- ized via >rp fch. ram address registers (x and y) the x and y registers are used to address any 4-bit item in ram. a fetch operation moves the addressed nibble onto the tos. a store operation moves the tos t... |
| Description |
4 KB ROM, 3 Timer, SSI, 16 I/O Lines, V
|
| File Size |
881.72K /
92 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
ATAR092
|
| OCR Text |
...tack pointer has to be initial- ized via >rp fch. ram address registers (x and y) the x and y registers are used to address any 4-bit item in the ram. a fetch operation moves the addressed nibble onto the tos. a store operation moves the t... |
| Description |
4 KB ROM, 3 Timer, SSI, 16 I/O Lines, V
|
| File Size |
961.00K /
100 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
ATAR092-C ATAR892-C
|
| OCR Text |
...tack pointer has to be initial- ized via >rp fch. ram address registers (x and y) the x and y registers are used to address any 4-bit item in ram. a fetch operation moves the addressed nibble onto the tos. a store operation moves the tos t... |
| Description |
4 KB ROM, 3 Timer, SSI, 16 I/O Lines, V
4 KB ROM, 3 Timer, SSI, 16 I/O Lines, 64 Byte EEPROM, V
|
| File Size |
909.84K /
96 Page |
View
it Online |
Download Datasheet |
| |
|
|
Applied Micro Circuits Corp.
|
| Part No. |
CS1202
|
| OCR Text |
...its fully tested and character- ized phase. all features described herein are supported. con- tact amcc for updates to this document and the latest product status. ? processes valid combinations of sonet/sdh sts-12c/au-4-4c, sts-3c/au-4, ... |
| Description |
STS-12 ATM/DS3 SONET MAPPER
|
| File Size |
59.42K /
2 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
