| |
|
 |
ICS
|
| Part No. |
ICS843404
|
| OCR Text |
lvpecl AND LVDS CLOCK GENERATOR
FEATURES
* Three banks of outputs: 1 bank of 2 LVDS outputs and 2 banks of 1 lvpecl output * Selectable crystal oscillator interface or lvcmos/LVTTL single-ended reference clock input * 4 independently sele... |
| Description |
Low phase noise, Fibre Channel lvpecl/LVDS Clock Generator
|
| File Size |
235.12K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS9DB206
|
| OCR Text |
...orts the following input types: lvpecl, LVDS, LVHSTL, SSTL, HCSL * Maximum output frequency: 140MHz * Output skew: 110ps (maximum) * Cycle-t...lvcmos/LVTTL interface levels.
TABLE 1. PIN DESCRIPTIONS
Number 1 2 3 4 5, 6 7, 13, 16, 22 8, 21... |
| Description |
High Performance 1-to-6 HCSL Jitter Attenuator for PCI Express?
|
| File Size |
237.04K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC9446
|
| OCR Text |
... 1:10 mixed voltage buffer with lvpecl compatible inputs. For series terminated transmission lines, each of the MPC9446 outputs can drive on...lvcmos lvcmos lvcmos Supply Supply Supply lvcmos lvcmos lvcmos lvcmos clock inputs Output bank divid... |
| Description |
2.5V and 3.3V lvcmos Clock Fanout Buffer
|
| File Size |
130.40K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8344-01
|
| OCR Text |
...e following input levels: LVDS, lvpecl, LVHSTL, SSTL, HCSL * Output frequency up to 250MHz * Translates any single ended input signal to lvcmos with resistor bias on nCLK input * Synchronous clock enable * Output skew: 200ps (maximum) * Par... |
| Description |
Low Skew, 1-to-24, Fanout Buffer w/ Single Output Enable
|
| File Size |
101.59K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS8344I ICS8344BYI ICS8344BYI-T
|
| OCR Text |
...ifferential input levels: LVDS, lvpecl, LVHSTL, SSTL, HCSL * Maximum output frequency up to 100MHz * Translates any single-ended input signal to lvcmos with resistor bias on nCLK input * Multiple output enable pins for disabling unused outp... |
| Description |
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-lvcmos FANOUT BUFFER
Low Skew, 1-to-24, Fanout Buffer w/ 3 Output Enables. Industrial Temp.
|
| File Size |
108.53K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8344
|
| OCR Text |
...ifferential input levels: LVDS, lvpecl, LVHSTL, SSTL, HCSL * Maximum output frequency: 167MHz * Translates any differential input signal (lvpecl, LVHSTL, LVDS) to lvcmos without external bias networks * Translates any single-ended input sig... |
| Description |
Low Skew, 1-to-24, Fanout Buffer w/ 3 Output Enables
|
| File Size |
107.48K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
