| |
|
 |
linear
|
| Part No. |
LTC2222 LTC2223
|
| OCR Text |
...o drive 0.5V to 3.3V logic. The enc+ and enc - inputs may be driven differentially or single ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide r... |
| Description |
12-Bit,105Msps/80Msps ADCs
|
| File Size |
736.78K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
linear
|
| Part No. |
LTC2231 LTC2230
|
| OCR Text |
...to range from 0.5V to 3.3V. The enc+ and enc - inputs may be driven differentially or single ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide r... |
| Description |
10-Bit,170Msps/135Msps ADCs
|
| File Size |
691.07K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
Linear Technology, Corp.
|
| Part No. |
LTC1748CFWTR
|
| OCR Text |
... 2v and lvds logic systems. the enc and enc inputs may be driven differentially from pecl, gtl and other low swing logic families or from single-ended ttl or cmos. the low noise, high gain enc and enc inputs may also be driven by a sinusoid... |
| Description |
14-Bit, 80Msps Low Noise ADC; Package: SSOP; No of Pins: 48; Temperature Range: 0°C to 70°C 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO48
|
| File Size |
525.76K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Linear
|
| Part No. |
LTC1748
|
| OCR Text |
... 2V and LVDS logic systems. The enc and enc inputs may be driven differentially from PECL, GTL and other low swing logic families or from single-ended TTL or CMOS. The low noise, high gain enc and enc inputs may also be driven by a sinusoid... |
| Description |
5V, 80Msps, Low Noise ADC Parallel Interface
|
| File Size |
548.24K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
