| |
|
 |
SEMTECH[Semtech Corporation]
|
| Part No. |
ACS8520
|
| OCR Text |
... to 70 Hz in 10 steps Automatic hit-less source switchover on loss of input Microprocessor interface - Intel, Motorola, Serial, Multiplexed, or boot from EPROM Output phase adjustment in 6 ps steps up to 200 ns IEEE 1149.1 JTAG Boundary Sca... |
| Description |
Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems
|
| File Size |
1,502.54K /
150 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SIEMENS AG
Infineon
SIEMENS[Siemens Semiconductor Group]
|
| Part No. |
BTS149 Q67060-S6503-A3 OBTS149 Q67060-S6503-A2
|
| OCR Text |
hitFET(R) BTS 149
Smart Lowside Power Switch
Features * Logic Level Input * Input Protection (ESD) * Thermal Shutdown * Overload protection * Short circuit protection * Overvoltage protection * Current limitation * Status feedback with ... |
| Description |
Smart Lowside Power Switch
From old datasheet system
|
| File Size |
137.14K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
HIROSE[Hirose Electric]
|
| Part No. |
DM1B-SF-PEJ DM1B-DSF-PEJ
|
| OCR Text |
...d) when dropped or accidentally hit.
Card Reverse type
2. No damage to the card when accidentally pulled-out
The connectors will release the card when a moderate pull-out force of about 4 N is applied. There will be no damage to the lo... |
| Description |
SD Memory Card Connectors
|
| File Size |
255.18K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel
|
| Part No. |
FW82439TX
|
| OCR Text |
...SRAM and DRAM Cache SRAM Cache hit Read/Write Cycle Timings at 3-1-1-1 Back-to-Back Read/Write Cycles at 3-1-1-1-1-1-1-1 64K x 32 SRAM also supported
n
324-Pin MBGA 430TX PCIset Xcelerated Controller (MTXC) with integrated Data Pat... |
| Description |
Extended Temperature PCISET System Controller
|
| File Size |
782.96K /
102 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC823ETD MPC823ETS
|
| OCR Text |
...allows single-cycle accesses on hit with no added latency for miss. It is four words per line and supports burst line fill using an LRU replacement algorithm. The cache can be locked on a line basis for application critical routines. The da... |
| Description |
Mobile Computing Microprocessor
From old datasheet system
|
| File Size |
79.95K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
