| |
|
 |
Bourns, Inc.
|
| Part No. |
PPC403GB-KA28C-1
|
| OCR Text |
...and dcrs. instruction set table 1 summarizes the 403gb instruction set by categories of operations. most instructions exe- cute in a single...bank can be configured for 8-, 16-, or 32-bit devices. for individual dram banks, the number of wa... |
| Description |
32-Bit Microprocessor 32位微处理
|
| File Size |
364.34K /
44 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY2305SXC-1 CY2305SXC-1H CY2305SXC-1HT CY2305SXC-1T CY2305SXI-1 CY2305SXI-1H CY2305SXI-1HT CY2305SXI-1T CY2309ZXC-1H CY2309ZXC-1HT CY2305SZI-1 CY2309SZI-1 CY2305SZI-1H CY2309SZI-1H CY2305SZI-1HT CY2309SZI-1HT CY2305SZI-1T CY2309SZI-1T CY2309ZC-1HT CY2305SZC-1 CY2305SZC-1H CY2305SZC-1HT CY2305SZC-1T CY2309SZC-1 CY2309ZZC-1H CY2309ZZC-1HT CY2309ZXI-1H CY2309ZXI-1HT CY2309SXI-1 CY2309SXC-1 CY2309SXC-1H CY2309SI-1HT CY2309SZC-1H CY2309SZC-1HT CY2309SZC-1T CY230505 CY2309SXI-1H CY2309SI-1H CY2309SI-1T CY2309SXI-1T CY2309SXC-1T CY2309SXC-1HT CY2309SXI-1HT CY2309ZZI-1HT CY2309ZZI-1H
|
| OCR Text |
...ine outputs, grouped as 4 + 4 + 1 (CY2309) * Compatible with Pentium-based systems * Test Mode to bypass phase-locked loop (PLL) (CY2309 onl...Bank A Buffered clock output, Bank A 3.3V supply Ground Buffered clock output, Bank B Buffered clock... |
| Description |
2309 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 0.150 INCH, LEAD FREE, MS-012, SOIC-16
2309 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 4.40 MM, LEAD FREE, MO-153, TSSOP-16
2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 0.150 INCH, LEAD FREE, MS-012, SOIC-8
Low-Cost 3.3V Zero Delay Buffer
|
| File Size |
206.14K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
